CN114421950A - Level conversion circuit, chip and display device - Google Patents
Level conversion circuit, chip and display device Download PDFInfo
- Publication number
- CN114421950A CN114421950A CN202210050579.7A CN202210050579A CN114421950A CN 114421950 A CN114421950 A CN 114421950A CN 202210050579 A CN202210050579 A CN 202210050579A CN 114421950 A CN114421950 A CN 114421950A
- Authority
- CN
- China
- Prior art keywords
- type mos
- voltage
- mos tube
- mos transistor
- electrically connected
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3685—Details of drivers for data electrodes
- G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/017509—Interface arrangements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
- H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0823—Several active elements per pixel in active matrix panels used to establish symmetry in driving, e.g. with polarity inversion
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0275—Details of drivers for data electrodes, other than drivers for liquid crystal, plasma or OLED displays, not related to handling digital grey scale data or to communication of data to the pixels by means of a current
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0289—Details of voltage level shifters arranged for use in a driving circuit
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/08—Details of timing specific for flat panels, other than clock recovery
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/02—Details of power systems and of start or stop of display operation
- G09G2330/021—Power management, e.g. power saving
Abstract
The embodiment of the application provides a level conversion circuit, a chip and a display device. The level switching circuit adjusts the first clamping voltage by arranging a first voltage clamping module and a second voltage clamping module and controlling the bias voltage input into the first voltage clamping module, and adjusting the second clamping voltage by the first bias voltage and the second bias voltage input to the second voltage clamping module, so that the respective operating and output voltages of the first voltage clamping module, the second voltage clamping module and the switching are within a small range, and therefore, even if the level shift circuit is designed with devices having breakdown voltages lower than the difference between the first power supply voltage and the second power supply voltage, breakdown of the devices in the level shift circuit can be avoided, therefore, a part of process platforms which cannot produce high breakdown voltage can also produce chips comprising the level conversion circuit in the embodiment, and the limit on the process platforms is reduced.
Description
Technical Field
The application relates to the technical field of electronic circuits, in particular to a level conversion circuit, a chip and a display device.
Background
In order to meet the display requirements, multiple voltages are usually present in the existing driving chips. Specifically, in the TFT LCD panel, at least three or more voltages are used depending on the external system environment, for example, low voltage/positive high voltage/negative high voltage in a zero VCOM based system.
In the conventional design implementation flow, full-voltage breakdown elements are mostly adopted, so that the design freedom of the circuit can be high. For example, designers using 15V breakdown voltage devices to design positive 6V and negative 6V system environments will not encounter reliability issues in designing level shift circuits. However, some current technology platforms can only be used for manufacturing medium voltage breakdown devices (for example, 8V), which has certain reliability problems for system environments with maximum voltage difference of more than 12V.
Therefore, how to design the level shifter circuit using the medium voltage breakdown device becomes a problem to be solved by the circuit designer.
Disclosure of Invention
The application aims at the defects of the existing mode and provides a level conversion circuit, a chip and a display device, wherein the level conversion circuit utilizes a medium-voltage breakdown element and enables the level conversion circuit to have high reliability, so that each process platform can produce a driving chip with the level conversion circuit.
In a first aspect, an embodiment of the present application provides a level shift circuit, including:
a first voltage clamping module configured to generate a first clamping voltage according to an input signal and a first power supply voltage and adjust the first clamping voltage according to a bias voltage so that the adjusted first clamping voltage is in a first range, an absolute value of a difference between a maximum value and a minimum value of the first range being Δ U1;
a second voltage clamping module configured to adjust the adjusted first clamping voltage according to a first bias voltage and a second bias voltage adjustment to obtain a second clamping voltage, the second clamping voltage being in a second range, an absolute value of a difference between a maximum value and a minimum value of the second range being Δ U2;
a conversion module configured to generate an output signal from a second supply voltage and the second clamp voltage, the output signal having a voltage in a third range, an absolute value of a difference between a maximum value and a minimum value of the third range being Δ U3, an absolute value of a difference between the first supply voltage and the second supply voltage being Δ U;
the first range, the second range and the third range are located between the first power supply voltage and the second power supply voltage, and Δ U1 is equal to or less than 1/2 Δ U, Δ U2 is equal to or less than 1/2 Δ U, and Δ U3 is equal to or less than 1/2 Δ U.
Optionally, the first power supply voltage and the second power supply voltage have opposite signs, and an absolute value of a difference between the first power supply voltage and a reference voltage is equal to an absolute value of a difference between the second power supply voltage and the reference voltage; the input signals include a first input signal and a second input signal which are both pulse signals, the first input signal and the second input signal are inverted, and the amplitude of the first input signal is smaller than or equal to the absolute value of the difference between a first power supply voltage and the reference voltage.
Optionally, the first voltage clamping module includes a first P-type MOS transistor, a second P-type MOS transistor, a third P-type MOS transistor, and a fourth P-type MOS transistor; the source electrode of the first P-type MOS tube and the source electrode of the second P-type MOS tube are both electrically connected with a first power supply end used for inputting the first power supply voltage; the grid electrode of the first P-type MOS tube is electrically connected with the first input end, and the grid electrode of the second P-type MOS tube is electrically connected with the second input end, wherein a first input signal is input into the first input end, and a second input signal is input into the second input end; the drain electrode of the first P-type MOS tube is electrically connected with the source electrode of the third P-type MOS tube, and the drain electrode of the second P-type MOS tube is electrically connected with the source electrode of the fourth P-type MOS tube; the grid electrode of the third P-type MOS tube and the grid electrode of the fourth P-type MOS tube are electrically connected with the first bias circuit for inputting the bias voltage; and the drain electrode of the third P-type MOS tube and the drain electrode of the fourth P-type MOS tube are used for outputting the adjusted first clamping voltage.
Optionally, the second voltage clamping module includes a first N-type MOS transistor, a second N-type MOS transistor, a fifth P-type MOS transistor, and a sixth P-type MOS transistor; the grid electrode of the first N-type MOS tube and the grid electrode of the second N-type MOS tube are both electrically connected with a first bias voltage end of the second bias circuit which inputs the first bias voltage, and the grid electrode of the fifth P-type MOS tube and the grid electrode of the sixth P-type MOS tube are both electrically connected with a second bias voltage end of the second bias circuit which inputs the second bias voltage; the source electrode of the first N-type MOS tube is electrically connected with the drain electrode of the third P-type MOS tube, and the drain electrode of the first N-type MOS tube is electrically connected with the source electrode of the fifth P-type MOS tube; the source electrode of the second N-type MOS tube is electrically connected with the drain electrode of the fourth P-type MOS tube, and the drain electrode of the second N-type MOS tube is electrically connected with the source electrode of the sixth P-type MOS tube; and the drain electrode of the fifth P-type MOS tube and the drain electrode of the sixth P-type MOS tube are used for outputting the second clamping voltage.
Optionally, the conversion module includes a first conversion unit, a second conversion unit, a third N-type MOS transistor, and a fourth N-type MOS transistor, and the output signal includes a first output signal and a second output signal; the first conversion unit is electrically connected with a drain electrode of the fifth P-type MOS tube and a gate electrode of the fourth N-type MOS tube respectively and is configured to generate a first output signal according to the received second output signal and the second power supply voltage; the second conversion unit is electrically connected with a drain of the sixth P-type MOS transistor and a gate of the third N-type MOS transistor, respectively, and is configured to generate a second output signal according to the received second output signal and the second power voltage.
Optionally, the first conversion module includes a fifth N-type MOS transistor and a sixth N-type MOS transistor, a gate and a source of the fifth N-type MOS transistor are both electrically connected to a drain of the fifth P-type MOS transistor, a drain of the fifth N-type MOS transistor is respectively electrically connected to a gate and a source of the sixth N-type MOS transistor, a gate of the sixth N-type MOS transistor is further respectively electrically connected to the first output terminal and the second power supply terminal, and a drain of the sixth N-type MOS transistor is further electrically connected to the second power supply terminal.
Optionally, the second conversion module includes a seventh N-type MOS transistor and an eighth N-type MOS transistor, a gate and a source of the seventh N-type MOS transistor are both electrically connected to a drain of the eighth N-type MOS transistor, a drain of the seventh N-type MOS transistor is respectively electrically connected to the gate and the source of the eighth N-type MOS transistor, a gate of the eighth N-type MOS transistor is further respectively electrically connected to the second output terminal and the second power supply terminal, and a drain of the eighth N-type MOS transistor is further electrically connected to the second power supply terminal.
Optionally, the first conversion module further includes a ninth N-type MOS transistor, a gate and a source of the ninth N-type MOS transistor are both electrically connected to a drain of the fifth N-type MOS transistor, and a drain of the ninth N-type MOS transistor is respectively electrically connected to a gate and a source of the sixth N-type MOS transistor.
Optionally, the second conversion module further includes a tenth N-type MOS transistor, a gate and a source of the tenth N-type MOS transistor are both electrically connected to a drain of the seventh N-type MOS transistor, and a drain of the tenth N-type MOS transistor is respectively electrically connected to a gate and a source of the eighth N-type MOS transistor.
In a second aspect, an embodiment of the present application provides a chip, which includes the above-mentioned level shift circuit.
In a third aspect, the present application provides a display device, where the chip includes the above chip.
The beneficial technical effects brought by the technical scheme provided by the embodiment of the application comprise:
the present embodiment provides a level shift circuit, a driving chip and a display device, wherein a first voltage clamping module and a second voltage clamping module are provided, and a bias voltage input to the first voltage clamping module is controlled to adjust a first clamping voltage, and a first bias voltage and a second bias voltage input to the second voltage clamping module are controlled to adjust a second clamping voltage, so that the first voltage clamping module, the second voltage clamping module and the switching operation and output voltage are in a smaller range, and therefore, even if a device with a breakdown voltage lower than a difference between a first power voltage and a second power voltage is used to design the level shift circuit, the device in the level shift circuit can be prevented from being broken down, and thus a chip including the level shift circuit in the present embodiment can be produced by a process platform partially incapable of producing high breakdown voltage, the limitation on the process platform is reduced.
Additional aspects and advantages of the present application will be set forth in part in the description which follows and, in part, will be obvious from the description, or may be learned by practice of the present application.
Drawings
The foregoing and/or additional aspects and advantages of the present application will become apparent and readily appreciated from the following description of the embodiments, taken in conjunction with the accompanying drawings of which:
fig. 1 is a schematic structural diagram of a level shift circuit according to an embodiment of the present disclosure;
fig. 2 is a specific circuit diagram of a level shift circuit according to an embodiment of the present disclosure;
fig. 3 is a detailed circuit diagram of another level shift circuit according to an embodiment of the present disclosure;
FIG. 4 is a timing diagram of a power supply voltage and bias voltages provided by an embodiment of the present application;
FIG. 5 is a timing diagram of an input signal and an output signal according to an embodiment of the present application;
fig. 6 is a schematic diagram of a frame structure of a chip according to an embodiment of the present disclosure;
fig. 7 is a schematic cross-sectional view of a chip according to an embodiment of the present disclosure;
fig. 8 is a detailed circuit diagram of another level shift circuit according to an embodiment of the present disclosure;
fig. 9 is a schematic diagram of a frame structure of a display device according to an embodiment of the present application.
Reference numerals:
1-a level conversion circuit; 11-a first voltage clamping module; 12-a second voltage clamping module; 13-a conversion module; 131-a first conversion unit; 132-a second conversion unit;
2-a first bias circuit;
3-a second bias circuit;
10-a chip; 101-a substrate;
20-a display panel;
PM 0-P type MOS tube for bias voltage; PM 1-first P type MOS tube; PM 2-second P type MOS tube; PM 3-third P type MOS tube; PM 4-fourth P type MOS tube; PM 5-fifth P type MOS tube; PM 6-sixth P type MOS tube;
NM 0-N type MOS tube for bias voltage; NM 1-first N type MOS tube; NM 2-second N type MOS tube; NM 3-third N type MOS tube; NM 4-fourth N type MOS tube; NM 5-fifth N type MOS tube; NM 6-sixth N type MOS tube; NM 7-seventh N type MOS tube; NM 8-eighth N type MOS tube; NM 9-ninth N type MOS tube; NM 10-tenth N type MOS tube.
Detailed Description
Reference will now be made in detail to the present application, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to the same or similar parts or parts having the same or similar functions throughout. In addition, if a detailed description of the known art is not necessary for illustrating the features of the present application, it is omitted. The embodiments described below with reference to the drawings are exemplary only for the purpose of explaining the present application and are not to be construed as limiting the present application.
It will be understood by those within the art that, unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this application belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the prior art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
As used herein, the singular forms "a", "an", "the" and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms "comprises" and/or "comprising," when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. It will be understood that when an element is referred to as being "connected" or "coupled" to another element, it can be directly connected or coupled to the other element or intervening elements may also be present. Further, "connected" or "coupled" as used herein may include wirelessly connected or wirelessly coupled. As used herein, the term "and/or" includes all or any element and all combinations of one or more of the associated listed items.
In the conventional design implementation flow, full-voltage breakdown elements are mostly adopted, so that the design freedom of the circuit can be high. For example, designers using 15V breakdown voltage devices to design positive 6V and negative 6V system environments will not encounter reliability issues in designing level shift circuits. However, some current technology platforms can only be used for manufacturing medium voltage breakdown devices (for example, 8V), which has certain reliability problems for system environments with maximum voltage difference of more than 12V. Therefore, how to design the level shifter circuit using the medium voltage breakdown device becomes a problem to be solved by the circuit designer.
The following describes the technical solutions of the present application and how to solve the above technical problems with specific embodiments.
Fig. 1 shows a schematic structural diagram of a level shift circuit according to an embodiment of the present application.
The present embodiment provides a level shift circuit, as shown in fig. 1, the level shift circuit 1 includes a first voltage clamping module 11, a second voltage clamping module 12, and a converting module 13.
The first voltage clamping module 11 is configured to generate a first clamping voltage according to the input signal and the first power voltage AVDD and adjust the first clamping voltage according to the BIAS voltage PN _ BIAS such that the adjusted first clamping voltage U1 is in a first range, an absolute value of a difference between a maximum value and a minimum value of the first range being Δ U1.
The second voltage clamping module 12 is configured to adjust the adjusted first clamping voltage U1 according to the first bias voltage POS _ N1 and the second bias voltage NEG _ P1 to obtain a second clamping voltage U2, the second clamping voltage U2 being in a second range, an absolute value of a difference between a maximum value and a minimum value of the second range being Δ U2.
The conversion module 13 is configured to generate an output signal OUT according to the second supply voltage AVEE and the second clamping voltage U2, the voltage of the output signal OUT being in a third range, the absolute value of the difference between the maximum value and the minimum value of the third range being Δ U3, the absolute value of the difference between the first supply voltage and the second supply voltage being Δ U.
The first range delta U1, the second range delta U2 and the third range delta U3 are all located between the first power supply voltage AVDD and the second power supply voltage AVEE, and delta U1 is not less than 1/2 delta U, delta U2 is not less than 1/2 delta U, and delta U3 is not less than 1/2 delta U.
For example, in a specific embodiment, the first power voltage AVDD is 6V, the second power voltage AVEE is-6V, the adjusted first range can be controlled to be 0V-6V by adjusting the BIAS voltage PN _ BIAS, and the second range can be controlled to be-3V by adjusting the first BIAS voltage POS _ N1 and the second BIAS voltage NEG _ P1, so that the third range is-6V-0V. Of course, this is merely an example, and in particular, the adjustment is performed according to the situation of different level shift circuits.
The present embodiment provides a level shift circuit 1, which can prevent devices in the level shift circuit from being broken down even if the level shift circuit is designed by using devices having breakdown voltages lower than the difference between the first power supply voltage and the second power supply voltage to design the level shift circuit, and thus can produce chips including the level shift circuit 1 in the present embodiment by providing a first voltage clamping module 11 and a second voltage clamping module 12, adjusting the first clamping voltage by controlling the bias voltage input to the first voltage clamping module 11, and adjusting the second clamping voltage U2 by controlling the first bias voltage POS _ N1 and the second bias voltage NEG _ P1 input to the second voltage clamping module 12, so that the respective operation and output voltages of the first voltage clamping module 11, the second voltage clamping module 12, and the switch 13 are within a small range, the limitation on the process platform is reduced.
The level shift circuit 1 provided in this embodiment is particularly suitable for a circuit in which the first power voltage AVDD, the second power voltage AVEE, and the input signal have the following characteristics:
specifically, the first power supply voltage AVDD and the second power supply voltage AVEE have opposite signs, and the absolute value of the difference between the first power supply voltage AVDD and the reference voltage is equal to the absolute value of the difference between the second power supply voltage AVEE and the reference voltage. For example, the first power voltage AVDD is +6V, the second power voltage AVEE is-6V, and the reference voltage is 0V.
Specifically, the input signals include a first input signal IN and a second input signal INB, which are both pulse signals, the first input signal IN and the second input signal INB are oriented, and the magnitude of the first input signal IN is less than or equal to the absolute value of the difference between the first power supply voltage AVDD and the reference voltage. For example, the amplitudes of the first input signal IN and the second input signal INB are both 6V, the high level of the first input signal IN and the second input signal INB is 6V, the low level is 0V, and the first input signal IN and the second input signal INB are inverted, that is, when the first input signal IN is at the high level, the second input signal INB is at the low level, and when the first input signal IN is at the low level, the second input signal INB is at the high level.
Fig. 2 shows a specific circuit schematic diagram of a level shift circuit according to an embodiment of the present application. As shown in fig. 2, in the level shift circuit 1 provided in this embodiment, the first voltage clamping module 11 includes a first P-type MOS transistor PM1, a second P-type MOS transistor PM2, a third P-type MOS transistor PM3, and a fourth P-type MOS transistor PM 4.
As shown IN fig. 2, the source of the first P-type MOS transistor PM1 and the source of the second P-type MOS transistor PM2 are both electrically connected to a first power supply terminal AVDD for inputting a first power supply voltage AVDD, the gate of the first P-type MOS transistor PM1 is electrically connected to a first input terminal IN, and the gate of the second P-type MOS transistor PM2 is electrically connected to a second input terminal INB, wherein the first input terminal IN inputs the first input signal IN, and the second input terminal INB inputs the second input signal INB; the drain electrode of the first P-type MOS transistor PM1 is electrically connected with the source electrode of the third P-type MOS transistor, and the drain electrode of the second P-type MOS transistor PM2 is electrically connected with the source electrode of the fourth P-type MOS transistor PM 4; the grid electrode of the third P-type MOS transistor PM3 and the grid electrode of the fourth P-type MOS transistor PM4 are both electrically connected with a first BIAS circuit 2 for inputting a BIAS voltage PN _ BIAS; the drain of the third P-type MOS transistor PM3 and the drain of the fourth P-type MOS transistor PM4 are configured to output the adjusted first clamping voltage U1.
Specifically, as shown IN fig. 2, due to the inversion of the first input signal IN and the second input signal INB, the first P-type MOS transistor PM1 and the second P-type MOS transistor PM2 are not turned on at the same time, IN this embodiment, the first clamping voltage is the drain voltage of the first P-type MOS transistor PM1 or the drain voltage of the second P-type MOS transistor PM2, and the drain voltage Vd (PM1) of the first P-type MOS transistor PM1 and the drain voltage Vd (PM2) of the second P-type MOS transistor PM2 are both controlled by the BIAS voltage Vd (PM1) due to the input BIAS voltage PN _ BIAS.
Specifically, as shown in fig. 2, when the level shift circuit 1 is in operation, Vth (PM3) ═ Vg (PM3) -Vs (PM3), and since the drain of the first P-type MOS transistor PM1 is electrically connected to the source of the third P-type transistor, Vd (PM1) ═ Vg (PM3) -Vth (PM3), based on which the voltage difference between the source and the drain of the first P-type MOS transistor PM1 is: vds (PM1) ═ Vd (PM1) -Vs (PM1) ═ Vg (PM3) -Vth (PM3) -AVDD, where Vg (PM3) is the BIAS voltage PN _ BIAS, and thus Vds (PM1) ═ V (PN _ BIAS) -Vth (PM3) -AVDD.
Similarly, Vds (PM2) ═ V (PN _ BIAS) -Vth (PM4) -AVDD.
From the above relationship, it can be determined that the drain voltage Vd (PM1) of the first P-type MOS transistor PM1 and the drain voltage Vd (PM2) of the second P-type MOS transistor PM2 can be adjusted by adjusting the value of the BIAS voltage PN _ BIAS, that is, the source-drain cross voltage of the first P-type MOS transistor PM1 and the source-drain cross voltage of the second P-type MOS transistor PM2 can be adjusted. In specific implementation, the source-drain cross voltage of the first P-type MOS transistor PM1 and the source-drain cross voltage of the second P-type MOS transistor PM2 may be at maximum values by adjusting the value of the BIAS voltage PN _ BIAS, so that the devices in the second clamp voltage module 12 may be at a lower potential.
As shown in fig. 2, in the level shift circuit 1 of the present embodiment, the second voltage clamping module 12 includes a first N-type MOS transistor NM1, a second N-type MOS transistor NM2, a fifth P-type MOS transistor PM5 and a sixth P-type MOS transistor PM 6. The grid of the first N-type MOS transistor NM1 and the grid of the second N-type MOS transistor NM2 are both electrically connected to the first bias end of the second bias circuit 3 to which the first bias POS _ N1 is input, and the grid of the fifth P-type MOS transistor PM5 and the grid of the sixth P-type MOS transistor PM6 are both electrically connected to the second bias end of the second bias circuit 3 to which the second bias NEG _ P1 is input; the source electrode of the first N-type MOS transistor NM1 is electrically connected with the drain electrode of the third P-type MOS transistor PM3, and the drain electrode of the first N-type MOS transistor NM1 is electrically connected with the source electrode of the fifth P-type MOS transistor PM 5; the source electrode of the second N-type MOS transistor NM2 is electrically connected with the drain electrode of the fourth P-type MOS transistor PM4, and the drain electrode of the second N-type MOS transistor NM2 is electrically connected with the source electrode of the sixth P-type MOS transistor PM 6; the drain electrode of the fifth P-type MOS transistor PM5 and the drain electrode of the sixth P-type MOS transistor PM6 are configured to output the second clamping voltage.
Specifically, as shown in fig. 2, the drain of the first N-type MOS transistor NM1 and the source of the fifth P-type MOS transistor PM5 are used as the first node N1, and the drain of the second N-type MOS transistor NM2 and the source of the sixth P-type MOS transistor PM6 are used as the second node N2.
The voltage at the first node N1 and the potential at the second node N2 are both between the adjusted first clamping voltage and the adjusted second clamping voltage.
Specifically, as shown in fig. 2, the voltage V (N1) of the first node N1 is between the source voltage of the first N-type MOS transistor NM1 and the drain voltage of the fifth P-type MOS transistor PM5, and the voltage V (N2) of the second node N2 is between the drain voltage of the second N-type MOS transistor NM2 and the drain voltage of the sixth P-type MOS transistor PM 6.
Therefore, the voltage V (N1) of the first node N1 and the voltage V (N2) of the second node N2 respectively range from:
V(NEG_P1)+Vth(PM5)<V(N1)<V(POS_N1)–Vth(NM1)；
V(NEG_P1)+Vth(PM6)<V(N2)<V(POS_N1)–Vth(NM2)。
therefore, the ranges of the first node N1 and the second node N2 can be adjusted by adjusting the first bias voltage and the POS _ N1 second bias voltage NEG _ P1. If the voltage between the source and the drain of the MOS transistor under the on condition is neglected, the source potential of the first N-type MOS transistor NM1 is approximate to the drain potential of the first P-type MOS transistor NM1, and the source potential of the second N-type MOS transistor NM2 is approximate to the drain potential of the second P-type MOS transistor PM2, so that the potentials of the first node N1 and the second node N2 can be adjusted by adjusting the range of the polarization voltage, so that the first node N1 and the second node N2 are at lower potentials, the range of the operating voltage of the conversion module 13 is ensured not to exceed the breakdown voltage of the device, and the safety of the circuit is ensured.
As shown in fig. 2, in the level shift circuit 1 provided in this embodiment, the shift module 13 includes a first shift unit 131, a second shift unit 132, a third N-type MOS transistor NM3 and a fourth N-type MOS transistor NM4, and the output signal includes a first output signal and a second output signal.
Specifically, as shown in fig. 2, the first conversion unit 131 is electrically connected to the drain of the fifth P-type MOS transistor PM5 and the gate of the fourth N-type MOS transistor NM4, respectively, and is configured to generate the first output signal OUT according to the received second output signal and the second power supply voltage AVEE.
Specifically, as shown in fig. 2, the second converting unit 132 is electrically connected to the drain of the sixth MOS transistor and the gate of the third N-type MOS transistor NM3, respectively, and is configured to generate the second output signal OUTB according to the received second output signal and the second power supply voltage AVEE.
Specifically, as shown in fig. 2, the first conversion module 131 includes a fifth N-type MOS transistor NM5 and a sixth N-type MOS transistor NM6, a gate and a source of the fifth N-type MOS transistor NM5 are both electrically connected to the drain of the fifth P-type MOS transistor PM5, a drain of the fifth N-type MOS transistor NM5 is respectively electrically connected to a gate and a source of the sixth N-type MOS transistor NM6, a gate of the sixth N-type MOS transistor NM6 is also respectively electrically connected to the second output terminal OUTB and the second power supply terminal AVEE, and a drain of the sixth N-type MOS transistor NM6 is also electrically connected to the second power supply terminal AVEE.
Specifically, as shown in fig. 2, the second conversion module 132 includes a seventh N-type MOS transistor NM7 and an eighth N-type MOS transistor NM8, a gate and a source of the seventh N-type MOS transistor NM7 are both electrically connected to the drain of the sixth P-type MOS transistor PM6, a drain of the seventh N-type MOS transistor NM7 is respectively electrically connected to a gate and a source of the eighth N-type MOS transistor NM8, a gate of the eighth N-type MOS transistor NM8 is also respectively electrically connected to the first output terminal OUT and the second power supply terminal AVEE, and a drain of the eighth N-type MOS transistor NM8 is also electrically connected to the second power supply terminal AVEE.
Fig. 3 shows a specific circuit schematic diagram of another level shift circuit 1 provided in the embodiment of the present application. As shown in fig. 3, the first conversion module 131 further includes a ninth N-type MOS transistor NM9, a gate and a source of the ninth N-type MOS transistor NM9 are both electrically connected to a drain of the fifth N-type MOS transistor, and a drain of the ninth N-type MOS transistor NM9 is respectively electrically connected to a gate and a source of the sixth N-type MOS transistor NM 6.
As shown in fig. 3, the second conversion module 132 further includes a tenth N-type MOS transistor NM10, wherein the gate and the source of the tenth N-type MOS transistor NM10 are electrically connected to the drain of the seventh N-type MOS transistor NM7, and the drain of the tenth N-type MOS transistor NM10 is electrically connected to the gate and the source of the eighth N-type MOS transistor NM8, respectively.
As shown in fig. 3, only the structure of the second bias circuit 3 is shown. The second bias circuit 3 includes a bias N-type MOS transistor NM0 and a bias P-type MOS transistor PM0, the gate and the source of the bias N-type MOS transistor NM0 are electrically connected to the power supply voltage AVDD, the drain and the gate of the bias P-type MOS transistor PM0 are electrically connected to the second power supply voltage AVEE, and the drain of the bias N-type MOS transistor NM0 and the source of the bias P-type MOS transistor PM0 are grounded. The gate voltage of the N-type biasing MOS transistor NM0 is the first bias voltage POS _ N1, and the gate voltage of the P-type biasing MOS transistor PM0 is the second bias voltage NEG _ P1.
Although the first bias circuit 2 is not shown, both the first bias circuit 2 and the second bias circuit 3 can be adjusted according to actual applications. Fig. 4 shows a timing diagram of a power supply voltage and bias voltages provided by an embodiment of the present application. Fig. 5 shows a timing diagram of an input signal and an output signal provided by an embodiment of the present application.
In order to facilitate understanding of the technical solutions provided in the present application, the following describes the operation principle of the level shift circuit 1 provided in the present embodiment with reference to the level shift circuit 1 shown in fig. 3 and the timing charts shown in fig. 4 and 5.
In the level shift circuit 1 shown in fig. 3, the fourth P-type MOS transistor PM4 and the third P-type MOS transistor PM3 are controlled by the BIAS voltage PN _ BIAS, and the first N-type MOS transistor NM1 and the second N-type MOS transistor NM2 are controlled by the first BIAS voltage POS _ N1; the fifth P-type MOS transistor PM5 and the sixth P-type MOS transistor PM6 are controlled by a second bias NEG _ P1. Therefore, the fourth P-type MOS transistor PM4 and the third P-type MOS transistor PM3 can be ensured to be in a conducting state by adjusting the BIAS voltage PN _ BIAS; the first N-type MOS transistor NM1 and the second N-type MOS transistor NM2 are ensured to be in a conducting state by controlling the first bias voltage POS _ N1; and the fifth P-type MOS tube PM5 and the sixth P-type MOS tube PM6 are ensured to be in a conducting state by controlling the second bias voltage NEG _ P1.
As shown IN fig. 3-5, when the first input signal IN is at a high level, the first P-type MOS transistor PM1 is turned off, and at this time, the second input signal INB opposite to the first input signal IN is at a low level, so that the second P-type MOS transistor PM2 is turned on, so that the adjusted first clamping voltage is adjusted by the first bias voltage POS _ N1 and the second bias voltage NEG _ P1, and then input to the fifth N-type MOS transistor NM5, so that the fifth N-type MOS transistor NM5, the ninth N-type MOS transistor NM9, and the sixth N-type MOS transistor NM6 are turned on, and the first output signal output by the first output terminal OUT is controlled to be just the reference voltage Vref, and simultaneously the reference voltage Vref is input to the gate of the fourth N-type MOS transistor NM4, so that the fourth N-type MOS transistor NM4 is turned on, so that the second output signal output by the second output terminal OUTB is at a low level AVEE.
Similarly, when the first input signal IN is at a low level and the second input signal INB opposite to the first input signal IN is at a high level, the first output signal output by the first output terminal OUT is at a low level AVEE, and the second output signal output by the second output terminal OUTB is just the reference voltage Vref.
Adjusting the values of the first bias voltage POS _ N1 and the second bias voltage NEG _ P1 can control the values of the signals output from the corresponding output terminals. The analysis was as follows: the maximum voltage ranges of the first and second output terminals OUT1 and OUT2 can be limited by providing 3N-type MOS transistors in the first and second conversion units before the third and fourth N-type MOS transistors NM3 and NM4, respectively. If the parameters of the three N-type MOS transistors in the first conversion unit and the second conversion unit are all consistent, the voltage ranges of the first output signal OUT1 and the second output signal OUT2 are as follows:
Vth(NM4)<V(OUT)<V(POS_N1)–3Vth(NM7)；
Vth(NM3)<V(OUTB)<V(POS_N1)–3Vth(NM5)。
that is, the values of the first and second bias voltages POS _ N1 and POS _ N1 can be determined by the above formula, thereby causing the values of the signals output by the respective output terminals.
IN a specific embodiment, the first power voltage AVDD is 6V, the second power voltage AVEE is-6V, the high level of the first input signal IN and the second input signal INB is 6V, and the low level is 0V; the high level of the first output signal OUT and the second output signal OUTB is 0V, and the low level is-6V.
Based on the same inventive concept, the present application provides a chip, as shown in fig. 6, the chip 10 includes the level shift circuit 1 in any of the above embodiments, and has the beneficial effects of the level shift circuit 1 in the above embodiments, and details are not repeated herein.
Specifically, as shown in fig. 7, the driving chip 10 provided in this embodiment further includes a substrate 101, and the level shift circuit 1 is fabricated on the substrate 101.
Specifically, as shown in fig. 8, the substrate voltage of the first P-type MOS transistor PM1 and the second P-type MOS transistor PM2 in the first voltage clamping module 11 and the first power voltage AVDD are the positive voltages provided by the P-type MOS transistors. And the substrate voltage of the third P-type MOS transistor PM3 is equal to the drain voltage of the first P-type MOS transistor PM1, and the substrate voltage of the fourth P-type MOS transistor PM4 is equal to the drain voltage of the second P-type MOS transistor PM 2. The potential of the substrate 101 where the third N-type MOS transistor NM3 and the fourth N-type MOS transistor NM4 in the conversion module 13 are both the second power voltage AVEE, that is, the N-type MOS transistor is supposed to provide a negative voltage. Thereby, the bias effect of the level shifter circuit 1 can be improved.
Based on the same inventive concept, an embodiment of the present application provides a display device, as shown in fig. 9, the display device includes the chip 10 in the above embodiment, and has the beneficial effects of the chip 10 in the above embodiment, which are not described herein again.
Specifically, as shown in fig. 9, the display device further includes a display panel 20, and the display panel 20 is electrically connected to the chip 10.
Specifically, the display device provided in this embodiment may be a mobile display device such as a mobile phone and a tablet computer, or may be a display device such as a notebook computer and a television. Particularly, the chip 10 has a significant advantage in a medium-sized or large-sized display device such as a notebook computer and a television because a driving voltage is required to be high.
By applying the embodiment of the application, at least the following beneficial effects can be realized:
the present embodiment provides a level shift circuit, a driving chip and a display device, wherein a first voltage clamping module and a second voltage clamping module are provided, and a bias voltage input to the first voltage clamping module is controlled to adjust a first clamping voltage, and a first bias voltage and a second bias voltage input to the second voltage clamping module are controlled to adjust a second clamping voltage, so that the first voltage clamping module, the second voltage clamping module and the switching operation and output voltage are in a smaller range, and therefore, even if a device with a breakdown voltage lower than a difference between a first power voltage and a second power voltage is used to design the level shift circuit, the device in the level shift circuit can be prevented from being broken down, and thus a chip including the level shift circuit in the present embodiment can be produced by a process platform partially incapable of producing high breakdown voltage, the limitation on the process platform is reduced.
The terms "first", "second" and "first" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defined as "first" or "second" may explicitly or implicitly include one or more of that feature. In the description of the present application, "a plurality" means two or more unless otherwise specified. For example, the first type of gain value and the second type of gain value are both gain values of the analog-to-digital conversion module, and are only used for distinguishing the output state of the analog-to-digital conversion module, that is, when the output state of the analog-to-digital conversion module is saturated, the first type of gain value is suitable for the output state of the analog-to-digital conversion module, and when the output state of the analog-to-digital conversion module is unsaturated, the second type of gain value is suitable for the output state of the analog-to-digital conversion module.
The foregoing is only a partial embodiment of the present application, and it should be noted that, for those skilled in the art, several modifications and decorations can be made without departing from the principle of the present application, and these modifications and decorations should also be regarded as the protection scope of the present application.
Claims (11)
1. A level shift circuit, comprising:
a first voltage clamping module configured to generate a first clamping voltage according to an input signal and a first power supply voltage and adjust the first clamping voltage according to a bias voltage so that the adjusted first clamping voltage is in a first range, an absolute value of a difference between a maximum value and a minimum value of the first range being Δ U1;
a second voltage clamping module configured to adjust the adjusted first clamping voltage according to a first bias voltage and a second bias voltage adjustment to obtain a second clamping voltage, the second clamping voltage being in a second range, an absolute value of a difference between a maximum value and a minimum value of the second range being Δ U2;
a conversion module configured to generate an output signal from a second supply voltage and the second clamp voltage, the output signal having a voltage in a third range, an absolute value of a difference between a maximum value and a minimum value of the third range being Δ U3, an absolute value of a difference between the first supply voltage and the second supply voltage being Δ U;
the first range, the second range and the third range are located between the first power supply voltage and the second power supply voltage, and Δ U1 is equal to or less than 1/2 Δ U, Δ U2 is equal to or less than 1/2 Δ U, and Δ U3 is equal to or less than 1/2 Δ U.
2. The level shift circuit of claim 1,
the first power supply voltage and the second power supply voltage have opposite signs, and the absolute value of the difference between the first power supply voltage and the reference voltage is equal to the absolute value of the difference between the second power supply voltage and the reference voltage;
the input signals include a first input signal and a second input signal which are both pulse signals, the first input signal and the second input signal are inverted, and the amplitude of the first input signal is smaller than or equal to the absolute value of the difference between a first power supply voltage and the reference voltage.
3. The circuit according to claim 2, wherein the first voltage clamping module comprises a first P-type MOS transistor, a second P-type MOS transistor, a third P-type MOS transistor, and a fourth P-type MOS transistor;
the source electrode of the first P-type MOS tube and the source electrode of the second P-type MOS tube are both electrically connected with a first power supply end used for inputting the first power supply voltage;
the grid electrode of the first P-type MOS tube is electrically connected with the first input end, and the grid electrode of the second P-type MOS tube is electrically connected with the second input end, wherein a first input signal is input into the first input end, and a second input signal is input into the second input end;
the drain electrode of the first P-type MOS tube is electrically connected with the source electrode of the third P-type MOS tube, and the drain electrode of the second P-type MOS tube is electrically connected with the source electrode of the fourth P-type MOS tube;
the grid electrode of the third P-type MOS tube and the grid electrode of the fourth P-type MOS tube are electrically connected with the first bias circuit for inputting the bias voltage;
and the drain electrode of the third P-type MOS tube and the drain electrode of the fourth P-type MOS tube are used for outputting the adjusted first clamping voltage.
4. The circuit according to claim 3, wherein the second voltage clamping module comprises a first N-type MOS transistor, a second N-type MOS transistor, a fifth P-type MOS transistor and a sixth P-type MOS transistor;
the grid electrode of the first N-type MOS tube and the grid electrode of the second N-type MOS tube are both electrically connected with a first bias voltage end of the second bias circuit which inputs the first bias voltage, and the grid electrode of the fifth P-type MOS tube and the grid electrode of the sixth P-type MOS tube are both electrically connected with a second bias voltage end of the second bias circuit which inputs the second bias voltage;
the source electrode of the first N-type MOS tube is electrically connected with the drain electrode of the third P-type MOS tube, and the drain electrode of the first N-type MOS tube is electrically connected with the source electrode of the fifth P-type MOS tube;
the source electrode of the second N-type MOS tube is electrically connected with the drain electrode of the fourth P-type MOS tube, and the drain electrode of the second N-type MOS tube is electrically connected with the source electrode of the sixth P-type MOS tube;
and the drain electrode of the fifth P-type MOS tube and the drain electrode of the sixth P-type MOS tube are used for outputting the second clamping voltage.
5. The circuit of claim 4, wherein the converting module comprises a first converting unit, a second converting unit, a third N-type MOS transistor and a fourth N-type MOS transistor, and the output signals comprise a first output signal and a second output signal;
the first conversion unit is electrically connected with a drain electrode of the fifth P-type MOS tube and a gate electrode of the fourth N-type MOS tube respectively and is configured to generate a first output signal according to the received second output signal and the second power supply voltage;
the second conversion unit is electrically connected with a drain of the sixth P-type MOS transistor and a gate of the third N-type MOS transistor, respectively, and is configured to generate a second output signal according to the received second output signal and the second power voltage.
6. The level shift circuit of claim 5,
the first conversion module comprises a fifth N-type MOS tube and a sixth N-type MOS tube, the grid electrode and the source electrode of the fifth N-type MOS tube are electrically connected with the drain electrode of the fifth P-type MOS tube, the drain electrode of the fifth N-type MOS tube is electrically connected with the grid electrode and the source electrode of the sixth N-type MOS tube respectively, the grid electrode of the sixth N-type MOS tube is further electrically connected with the first output end and the second power supply end respectively, and the drain electrode of the sixth N-type MOS tube is further electrically connected with the second power supply end.
7. The level shift circuit of claim 5,
the second conversion module comprises a seventh N-type MOS tube and an eighth N-type MOS tube, wherein the grid electrode and the source electrode of the seventh N-type MOS tube are electrically connected with the drain electrode of the eighth N-type MOS tube, the drain electrode of the seventh N-type MOS tube is electrically connected with the grid electrode and the source electrode of the eighth N-type MOS tube respectively, the grid electrode of the eighth N-type MOS tube is further electrically connected with the second output end and the second power supply end respectively, and the drain electrode of the eighth N-type MOS tube is further electrically connected with the second power supply end.
8. The level shift circuit as claimed in claim 6, wherein the first conversion module further comprises a ninth N-type MOS transistor, the gate and the source of the ninth N-type MOS transistor are both electrically connected to the drain of the fifth N-type MOS transistor, and the drain of the ninth N-type MOS transistor is respectively electrically connected to the gate and the source of the sixth N-type MOS transistor.
9. The circuit of claim 7, wherein the second converting module further comprises a tenth N-type MOS transistor, a gate and a source of the tenth N-type MOS transistor are both electrically connected to the drain of the seventh N-type MOS transistor, and a drain of the tenth N-type MOS transistor is respectively electrically connected to a gate and a source of the eighth N-type MOS transistor.
10. A chip comprising the level shift circuit of any one of claims 1-9.
11. A display device comprising the chip of claim 10.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210050579.7A CN114421950B (en) | 2022-01-17 | 2022-01-17 | Level conversion circuit, chip and display device |
| US18/147,500 US20230231557A1 (en) | 2022-01-17 | 2022-12-28 | Level Shift Circuit, Chip and Display Device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210050579.7A CN114421950B (en) | 2022-01-17 | 2022-01-17 | Level conversion circuit, chip and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN114421950A true CN114421950A (en) | 2022-04-29 |
| CN114421950B CN114421950B (en) | 2023-04-14 |
Family
ID=81272682
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210050579.7A Active CN114421950B (en) | 2022-01-17 | 2022-01-17 | Level conversion circuit, chip and display device |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US20230231557A1 (en) |
| CN (1) | CN114421950B (en) |
Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1130779A2 (en) * | 2000-03-01 | 2001-09-05 | Sanyo Electric Co., Ltd. | Level conversion circuit as well as semiconductor device and display unit comprising the same |
| WO2011064917A1 (en) * | 2009-11-25 | 2011-06-03 | パナソニック株式会社 | Push-pull type driver circuit |
| WO2015001926A1 (en) * | 2013-07-05 | 2015-01-08 | 富士電機株式会社 | Semiconductor device |
| WO2017041691A1 (en) * | 2015-09-07 | 2017-03-16 | 卓捷创芯科技（深圳）有限公司 | Self-biased bandgap reference circuit with wide range of input voltages and high-precision output |
| CN207835431U (en) * | 2017-09-22 | 2018-09-07 | DB HiTek 株式会社 | Level translator and source electrode driver, gate drivers and display device including the level translator |
| CN109391258A (en) * | 2018-08-27 | 2019-02-26 | 浙江航芯源集成电路科技有限公司 | Level displacement circuit based on low-voltage tube |
| CN109672439A (en) * | 2019-01-17 | 2019-04-23 | 南京观海微电子有限公司 | Pressure-resistant level shifting circuit |
| CN110890885A (en) * | 2019-08-06 | 2020-03-17 | 重庆中易智芯科技有限责任公司 | High-speed level conversion circuit applied to mixed voltage output buffer |
| CN111245428A (en) * | 2020-03-26 | 2020-06-05 | 苏州源特半导体科技有限公司 | High-voltage PMOS (P-channel metal oxide semiconductor) driving circuit |
| CN111988029A (en) * | 2020-08-24 | 2020-11-24 | 电子科技大学 | High-speed high-precision level shift circuit |
| CN112073048A (en) * | 2020-09-02 | 2020-12-11 | 敦泰电子（深圳）有限公司 | Level shift circuit |
| CN113659812A (en) * | 2021-07-01 | 2021-11-16 | 深圳青铜剑技术有限公司 | Miller clamp control circuit |
-
2022
- 2022-01-17 CN CN202210050579.7A patent/CN114421950B/en active Active
- 2022-12-28 US US18/147,500 patent/US20230231557A1/en active Pending
Patent Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP1130779A2 (en) * | 2000-03-01 | 2001-09-05 | Sanyo Electric Co., Ltd. | Level conversion circuit as well as semiconductor device and display unit comprising the same |
| WO2011064917A1 (en) * | 2009-11-25 | 2011-06-03 | パナソニック株式会社 | Push-pull type driver circuit |
| WO2015001926A1 (en) * | 2013-07-05 | 2015-01-08 | 富士電機株式会社 | Semiconductor device |
| WO2017041691A1 (en) * | 2015-09-07 | 2017-03-16 | 卓捷创芯科技（深圳）有限公司 | Self-biased bandgap reference circuit with wide range of input voltages and high-precision output |
| CN207835431U (en) * | 2017-09-22 | 2018-09-07 | DB HiTek 株式会社 | Level translator and source electrode driver, gate drivers and display device including the level translator |
| CN109391258A (en) * | 2018-08-27 | 2019-02-26 | 浙江航芯源集成电路科技有限公司 | Level displacement circuit based on low-voltage tube |
| CN109672439A (en) * | 2019-01-17 | 2019-04-23 | 南京观海微电子有限公司 | Pressure-resistant level shifting circuit |
| CN110890885A (en) * | 2019-08-06 | 2020-03-17 | 重庆中易智芯科技有限责任公司 | High-speed level conversion circuit applied to mixed voltage output buffer |
| CN111245428A (en) * | 2020-03-26 | 2020-06-05 | 苏州源特半导体科技有限公司 | High-voltage PMOS (P-channel metal oxide semiconductor) driving circuit |
| CN111988029A (en) * | 2020-08-24 | 2020-11-24 | 电子科技大学 | High-speed high-precision level shift circuit |
| CN112073048A (en) * | 2020-09-02 | 2020-12-11 | 敦泰电子（深圳）有限公司 | Level shift circuit |
| CN113659812A (en) * | 2021-07-01 | 2021-11-16 | 深圳青铜剑技术有限公司 | Miller clamp control circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| US20230231557A1 (en) | 2023-07-20 |
| CN114421950B (en) | 2023-04-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9767754B2 (en) | Scan driving circuit for oxide semiconductor thin film transistors | |
| US9501991B1 (en) | Scan driving circuit for oxide semiconductor thin film transistors | |
| US20200020291A1 (en) | Shift Register Circuit, Method for Driving the Same, Gate Drive Circuit, and Display Panel | |
| KR100844105B1 (en) | Semiconductor Device | |
| US9767755B2 (en) | Scan driving circuit for oxide semiconductor thin film transistors | |
| US8102357B2 (en) | Display device | |
| US9858880B2 (en) | GOA circuit based on oxide semiconductor thin film transistor | |
| US20160189647A1 (en) | Goa circuit applied to liquid crystal display device | |
| US20160189648A1 (en) | Goa circuit applied to liquid crystal display device | |
| KR101989721B1 (en) | Liquid crystal display device and gate driver thereof | |
| KR20170096023A (en) | Goa circuit for liquid crystal display device | |
| CN102571065B (en) | Level shifting circuit, display device and electronic installation | |
| KR102301545B1 (en) | Flat-panel display device and scan driving circuit thereof | |
| CN101800534A (en) | Level shift circuit | |
| JP2018530779A (en) | GOA circuit, driving method thereof, and liquid crystal display | |
| US8890787B2 (en) | Panel driving device having a source driving circuit, and liquid crystal display apparatus having the same | |
| CN109686332B (en) | Compensation module, logic gate circuit, gate drive circuit and display device | |
| CN109119036B (en) | Liquid crystal panel | |
| WO2019237716A1 (en) | Shift register unit, shift register and driving method, and display apparatus | |
| TWI701657B (en) | Shift register and display device having the same | |
| CN114421950B (en) | Level conversion circuit, chip and display device | |
| US10586484B2 (en) | Selection and output circuit, and display device | |
| CN111768741A (en) | Shift register, grid drive circuit and display panel | |
| US9590620B2 (en) | Gate driving circuit and display panel using the same | |
| WO2023221102A1 (en) | Shift register unit and display panel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information |
Address after: 100176 Room 101, 1f, building 3, yard 18, Kechuang 10th Street, Beijing Economic and Technological Development Zone, Beijing Applicant after: Beijing yisiwei Computing Technology Co.,Ltd. Applicant after: HEFEI YISIWEI INTEGRATED CIRCUIT Co.,Ltd. Address before: 100176 Room 101, 1f, building 3, yard 18, Kechuang 10th Street, Beijing Economic and Technological Development Zone, Beijing Applicant before: Beijing yisiwei Computing Technology Co.,Ltd. Applicant before: HEFEI YISIWEI INTEGRATED CIRCUIT Co.,Ltd. |
|
| CB02 | Change of applicant information | ||
| CB02 | Change of applicant information |
Address after: 100176 Room 101, 1f, building 3, yard 18, Kechuang 10th Street, Beijing Economic and Technological Development Zone, Beijing Applicant after: Beijing yisiwei Computing Technology Co.,Ltd. Applicant after: Hefei Yisiwei Computing Technology Co.,Ltd. Address before: 100176 Room 101, 1f, building 3, yard 18, Kechuang 10th Street, Beijing Economic and Technological Development Zone, Beijing Applicant before: Beijing yisiwei Computing Technology Co.,Ltd. Applicant before: HEFEI YISIWEI INTEGRATED CIRCUIT Co.,Ltd. |
|
| CB02 | Change of applicant information | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |