CN114386359A - Winding layout method, winding layout device, integrated circuit chip and computer readable storage medium - Google Patents

Winding layout method, winding layout device, integrated circuit chip and computer readable storage medium Download PDF

Info

Publication number
CN114386359A
CN114386359A CN202011134777.9A CN202011134777A CN114386359A CN 114386359 A CN114386359 A CN 114386359A CN 202011134777 A CN202011134777 A CN 202011134777A CN 114386359 A CN114386359 A CN 114386359A
Authority
CN
China
Prior art keywords
winding
channel
windings
layout
macro
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202011134777.9A
Other languages
Chinese (zh)
Inventor
刘君
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guangdong Oppo Mobile Telecommunications Corp Ltd
Original Assignee
Guangdong Oppo Mobile Telecommunications Corp Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guangdong Oppo Mobile Telecommunications Corp Ltd filed Critical Guangdong Oppo Mobile Telecommunications Corp Ltd
Priority to CN202011134777.9A priority Critical patent/CN114386359A/en
Publication of CN114386359A publication Critical patent/CN114386359A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/39Circuit design at the physical level
    • G06F30/392Floor-planning or layout, e.g. partitioning or placement
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/39Circuit design at the physical level
    • G06F30/394Routing
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/39Circuit design at the physical level
    • G06F30/398Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Architecture (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

The embodiment of the application discloses a winding layout method, a winding layout device, an integrated circuit chip and a computer readable storage medium, wherein the winding layout method comprises the following steps: when carrying out the wiring overall arrangement in the winding passageway, receive macro cell generation instruction, according to macro cell generation instruction, confirm the wire winding parameter of winding passageway, generate macro cell in the winding passageway according to the wire winding parameter of winding passageway, carry out the wiring overall arrangement in the winding passageway with the form of macro cell, wire winding evenly distributed in the macro cell, and the interval between two liang is all greater than or equal to predetermines the interval, wherein, when the interval between two liang of wire windings all is greater than or equal to when predetermineeing the interval, the crosstalk between two liang of wire windings all is less than or equal to predetermines the crosstalk threshold value. In the embodiment of the application, the macro unit is added according to the instruction when the winding channel passes through, the winding is distributed in the winding channel in the form of the macro unit, the windings are uniformly distributed and the distance is proper, the winding arrangement congestion is avoided, and the interference between the windings is reduced.

Description

Winding layout method, winding layout device, integrated circuit chip and computer readable storage medium
Technical Field
The present disclosure relates to the field of circuit technologies, and in particular, to a winding layout method and apparatus, an integrated circuit chip, and a computer-readable storage medium.
Background
With the advance of technology, integrated circuit technology has entered the nanometer era. The design method of the integrated circuit relates to a wide range and complex content, wherein the layout design is the basic technology for the physical realization of the integrated circuit, and the designed circuit diagram is converted into a specific physical layout. The quality of the layout design directly affects the power consumption, performance and area of the integrated circuit.
In layout design, wiring is an important task. At present, when wiring is involved, the wiring is usually automatically routed by an automatic layout and wiring tool. However, since the algorithm of the tool itself is to make the windings as short as possible while ensuring the winding-through, when a plurality of windings pass through the passage, the windings are crowded, and the interference between the windings is serious.
Disclosure of Invention
The embodiment of the application provides a winding layout method, a winding layout device, an integrated circuit chip and a computer readable storage medium, which can reduce interference between windings.
The embodiment of the application provides a winding layout method, wherein the winding layout method comprises the following steps:
receiving a macro unit generation instruction when winding layout is carried out in a winding channel;
determining winding parameters of the winding channel according to the macro unit generation instruction;
generating macro units in the winding channels according to the winding parameters of the winding channels, performing winding layout in the winding channels in a macro unit mode, wherein the windings in the macro units are uniformly distributed, and the distances between every two windings are larger than or equal to a preset distance, and when the distances between every two windings are larger than or equal to the preset distance, the crosstalk between every two windings is smaller than or equal to a preset crosstalk threshold value.
The embodiment of the present application further provides a winding layout device, wherein, the winding layout device includes:
the receiving module is used for receiving a macro unit generation instruction when the winding layout is carried out in the winding channel;
the determining module is used for determining the winding parameters of the winding channel according to the macro unit generation instruction;
the generating module is used for generating a macro unit in the winding channel according to the winding parameters of the winding channel, winding layout is carried out in the winding channel in the form of the macro unit, the windings in the macro unit are uniformly distributed, and the distances between every two windings are larger than or equal to a preset distance, wherein when the distances between every two windings are larger than or equal to the preset distance, the crosstalk between every two windings is smaller than or equal to a preset crosstalk threshold value.
The embodiment of the application further provides an integrated circuit chip, wherein, the integrated circuit chip includes first chip module and second chip module, second chip module passes through wire winding passageway electrical coupling to first chip module, wherein, the wire winding passageway includes at least one macro cell, wire winding evenly distributed in the macro cell, and the interval between two liang is all greater than or equal to predetermines the interval, wherein, works as when the interval between two liang of wire windings all is greater than or equal to when predetermineeing the interval, wire winding crosstalk between two liang is all less than or equal to predetermine the crosstalk threshold value, and, every preset distance of interval arranges a buffer unit on each wire winding in the macro cell. The embodiments of the present application further provide a computer-readable storage medium, where the storage medium stores a computer program, and when the computer program runs on a computer, the computer is caused to execute the steps in any of the winding layout methods provided in the embodiments of the present application.
In the embodiment of the application, when the winding layout is carried out in the winding channel, a macro unit generation instruction is received, then the winding parameter of the winding channel is determined according to the macro unit generation instruction, the macro unit is generated in the winding channel according to the winding parameter of the winding channel, the winding layout is carried out in the winding channel in the macro unit mode, the windings in the macro unit are uniformly distributed, the distance between every two windings is larger than or equal to the preset distance, and when the distance between every two windings is larger than or equal to the preset distance, the crosstalk between every two windings is smaller than or equal to the preset crosstalk threshold value. In the embodiment of the application, the macro unit is added according to the instruction when the winding channel passes through, the winding is distributed in the winding channel in the form of the macro unit, the windings are uniformly distributed and the distance is proper, the winding arrangement congestion is avoided, and the interference between the windings is reduced.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present application, the drawings used in the description of the embodiments will be briefly introduced below. It is obvious that the drawings in the following description are only some embodiments of the application, and that for a person skilled in the art, other drawings can be derived from them without inventive effort.
Fig. 1 is a first flowchart of a winding layout method according to an embodiment of the present disclosure.
Fig. 2 is a schematic diagram of a first winding layout according to an embodiment of the present application.
Fig. 3 is a schematic diagram of a second winding layout according to an embodiment of the present application.
Fig. 4 is a schematic diagram of a macro cell according to an embodiment of the present application.
Fig. 5 is a second flowchart of a winding layout method according to an embodiment of the present application.
Fig. 6 is a schematic view of a first structure of a winding layout apparatus according to an embodiment of the present application.
Fig. 7 is a schematic diagram of a second structure of a winding layout apparatus according to an embodiment of the present application.
Fig. 8 is a schematic structural diagram of a third winding layout apparatus according to an embodiment of the present application.
Fig. 9 is a schematic structural diagram of an integrated circuit chip according to an embodiment of the present disclosure.
Detailed Description
The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application. It is to be understood that the embodiments described are only a few embodiments of the present application and not all embodiments. All embodiments obtained by a person skilled in the art based on the embodiments in the present application without any inventive step are within the scope of protection of the present application.
The terms "first," "second," "third," and the like in the description and in the claims of the present application and in the above-described drawings, if any, are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order. It is to be understood that the objects so described are interchangeable under appropriate circumstances. Furthermore, the terms "comprising" and "having," as well as any variations thereof, are intended to cover non-exclusive inclusions. For example, a process, method, or apparatus, integrated circuit chip, system that comprises a list of steps is not necessarily limited to those steps or modules or elements expressly listed, may include steps or modules or elements not expressly listed, and may include other steps or modules or elements inherent to such process, method, apparatus, integrated circuit chip, or system.
The embodiment of the application provides a winding layout method, which is applied to an integrated circuit chip. The main executing body of the winding layout method may be the winding layout device provided in the embodiment of the present application, or an integrated circuit chip integrated with the winding layout device, where the winding layout device may be implemented in a hardware or software manner, and the integrated circuit chip may be present in a device with processing capability and configured with a processor, such as a smart phone, a tablet computer, a palmtop computer, a notebook computer, or a desktop computer. The integrated circuit chip is capable of running a wire-routing layout tool, such as EDA (Electronic Design Automation) software.
Referring to fig. 1, fig. 1 is a first flowchart illustrating a winding layout method according to an embodiment of the present disclosure. The winding layout method may be run by the integrated circuit chip provided by the embodiment of the present application, and the winding layout method provided by the embodiment of the present application may include the following steps:
110, when the winding layout is performed in the winding channel, a macro-unit generation instruction is received.
In three layout design forms (Channel-based, Channel-less and Narrow-Channel) included in the layout design of the top layer at the rear end of the chip, most of the windings are arranged in the Channel-based, the Channel-less means that two modules are adjacent to each other, a winding Channel is not arranged between the two modules, and the Narrow-Channel is used for arranging some windings which are more critical between the two modules.
In the layout design, the processor obtains an initial winding layout and displays the initial winding layout in a user interface. Next, the processor executes a cell and winding resource estimation procedure based on the cell and winding resources of the initial winding layout, thereby obtaining a cell density and a winding density of the initial layout.
However, in the Channel-based layout design, many windings often pass through the winding Channel (i.e. Channel), and although an engineer usually reserves enough winding channels for the tool to perform automatic winding layout, the algorithm of the tool itself is to make the windings as short as possible under the condition of ensuring the winding.
For example, referring to fig. 2, fig. 2 is a first schematic winding layout diagram provided in the present embodiment, which illustrates a winding layout automatically performed by a tool according to an algorithm. In the layout design, taking 3 modules in a Full chip (Full chip) as an example, after the positions of the module a, the module B and the module C are distributed, a winding channel is arranged from the module a to the module B, the tool performs winding layout according to an algorithm, and Buffer cells (Buffer cells) are arranged on each winding at preset intervals. The buffer unit can increase the driving force of the winding wire, so that the transmission of signals in the winding wire is more stable.
According to fig. 2, the algorithm is based on the fact that the windings are as short as possible when the windings are passed through, so that the windings are concentrated in a narrow winding channel (for example, the windings in the figure are close to the module a and far away from the module C), the windings in the channel are longer, and therefore the interference between the windings is serious, and even the windings are not passed through, and most of the channels reserved by engineers are wasted.
Based on the method, the macro unit with reasonable layout can be generated in the winding channel to solve the problem. The macro unit is a predefined logic function realizing unit composed of a trigger with higher abstraction level relative to the logic gate, an arithmetic logic unit, a hardware register, etc. The logic cells are disposed as a macro cell in its entirety on a silicon wafer. Engineers implement different functions at higher logic levels by building metal interconnects in macro cells.
In the embodiment of the application, when the winding layout is performed in the winding channel, the macro unit generation instruction is received, and then the macro unit is generated in the winding channel, so that the originally crowded winding layout of a tool can be replaced by the macro unit, the crowded current situation of the winding layout is changed, the interference problem between windings is improved, and the performance and the robustness of a chip are improved. The robustness of a chip refers to the ability of the chip to survive abnormal and dangerous conditions. The macro cell generation instruction may be issued by a user or may be automatically generated by the integrated circuit chip.
In one embodiment, when performing winding layout in the winding channel, the ic chip first uses a tool to perform simulation winding layout, and detects a distance between windings in the winding channel after the tool completes simulation winding layout, and when detecting that the distance between two windings in the winding channel is smaller than a preset distance, the ic chip automatically generates the macro-unit generation command.
In one embodiment, when performing winding layout in the winding channel, the integrated circuit chip firstly uses a tool to perform simulation winding layout, detects crosstalk between windings in the winding channel after the tool completes simulation winding layout, and automatically generates the macro-unit generation instruction when monitoring that the crosstalk between two windings in the winding channel is greater than a preset crosstalk threshold.
In an embodiment, when performing routing layout in a routing channel, a user may issue a macro cell generation instruction for a channel in which a macro cell needs to be generated, and the integrated circuit chip receives the macro cell generation instruction issued by the user and generates a corresponding macro cell in the routing channel.
And 120, determining winding parameters of the winding channel according to the macro unit generation instruction.
In order to ensure that the windings in the macro-cells are not crowded, the layout of the windings in the macro-cells needs to be reasonably planned. In one embodiment, after receiving the macro-unit generation instruction, the winding parameters of the winding channel are determined according to the macro-unit generation instruction, and then the macro-unit is generated in the winding channel according to the winding parameters.
In one embodiment, the winding parameters include the number of windings, the channel length and the width of the reserved channel corresponding to the winding channel, and determining the winding parameters of the winding channel includes: and determining the winding number, the channel length and the reserved channel width corresponding to the winding channel of the winding channel.
The processor performs a unit and winding resource estimation procedure according to the unit resource and the winding resource of the initial winding layout, and estimates the number of windings to be laid in the winding channel. The channel length is the actual length of the winding channel.
In one embodiment, the width of the reserved channel corresponding to the routing channel is the width of the macro-cell to be generated. The width of the reserved channel corresponding to the winding channel is determined by the number of windings in the winding channel and the distance between the windings, for example, the width of the reserved channel is determined so that the distance between every two windings in the winding channel is larger than or equal to the preset distance.
Wherein, in order to reduce the negative effect that the wire winding overall arrangement in the wire winding passageway caused the product function, predetermine the interval and need confirm according to the actual demand of product to make the wire winding according to this predetermine interval overall arrangement can not cause the influence to the product function. For example, in order to make the influence of crosstalk between the windings on the timing less than or equal to 1ps (10)-12And second), determining a preset interval, and determining the width of a reserved channel corresponding to the winding channel according to the number of windings and the preset interval.
In an embodiment, determining a width of a reserved channel corresponding to the winding channel according to the number of windings and the preset interval includes: and taking the product of the number of the winding wires and the preset interval as the width of a reserved channel corresponding to the winding channel.
In an embodiment, the winding parameters of the winding channel may also be specified by a user, for example, the winding number of the winding channel is specified by the user, the integrated circuit chip determines the width of the reserved channel corresponding to the winding channel according to the winding number specified by the user and a predetermined preset distance, and determines the channel length of the winding channel, and the integrated circuit chip generates the macro unit according to the determined winding number, channel length, and the width of the reserved channel corresponding to the winding channel.
130, generating a macro unit in the winding channel according to the winding parameters of the winding channel, performing winding layout in the winding channel in the form of the macro unit, wherein the windings in the macro unit are uniformly distributed, and the distance between every two windings is larger than or equal to the preset distance, and when the distance between every two windings is larger than or equal to the preset distance, the crosstalk between every two windings is smaller than or equal to the preset crosstalk threshold.
According to the determined winding parameters, a macro cell is generated in the winding channel, and winding layout is carried out in the winding channel in the form of the macro cell, so that the winding layout which is originally designed by a tool is replaced, the current crowding situation of the winding layout is changed, and the interference problem between windings is improved.
Referring to fig. 3, fig. 3 is a schematic diagram of a second winding layout according to an embodiment of the present application. The winding layout is performed in the macro-cell mode, in the macro-cell, all windings are fully paved on the whole winding channel, no waste is caused to channel space, the space is reasonable, the winding layout is not crowded, interference among the windings is reduced, and meanwhile the arrangement of the buffer units on all the windings is reserved, so that the macro-cell can be regarded as a set of a plurality of buffer units, the driving capability of all the windings is enhanced, and stable signal transmission is guaranteed.
Referring to fig. 4, fig. 4 is a schematic diagram of a macro cell according to an embodiment of the present disclosure. Fig. 4 is an enlargement of the macro-cell generated in fig. 3. In the macro-cell, the windings are evenly distributed. When the macro unit is generated, a proper preset interval is analyzed according to the actual demand of a product, and the distance between every two winding wires is set to be larger than or equal to the preset interval, so that the crosstalk between every two winding wires is smaller than or equal to a preset crosstalk threshold value.
In one embodiment, when the crosstalk between every two windings in the winding channel is less than or equal to the predetermined crosstalk threshold, the influence of the crosstalk between the windings on the timing sequence is less than or equal to 1ps (10)-12Seconds).
In one embodiment, when the macro cell is generated, a buffer unit is disposed at intervals of a predetermined distance for each winding in the macro cell, so as to enhance the driving capability of each winding and ensure stable signal transmission.
In an embodiment, during layout design, even though wiring is already completed, in order to optimize each process index and achieve top layer convergence, wiring needs to be repeated before layout design is completed to detect each process index. And because the winding layout is determined, before the layout design is finished, if the winding layout is carried out in the winding channel again, the macro cell can be directly generated in the winding channel again according to the determined winding parameters.
The winding layout method provided by the embodiment of the application does not depend on the process and specific projects, can be applied to advanced processes and various projects, accelerates design convergence, and improves chip robustness.
Referring to fig. 5, fig. 5 is a second flowchart illustrating a winding layout method according to an embodiment of the present disclosure. The winding layout method can be applied to the integrated circuit chip provided by the embodiment of the application, and the winding layout method provided by the embodiment of the application can comprise the following steps:
210. in the layout planning of a full chip, the positions of a plurality of modules are allocated.
220. A plurality of routing channels are defined for connecting the modules.
Please continue to refer to fig. 2 and 3. In layout design, a whole chip includes 3 modules as an example, and after the positions of the module a, the module B and the module C are allocated, a plurality of winding channels for connecting the modules can be determined. For example, the routing paths shown are routing paths that route signals between module A and module B.
230. When the winding layout is carried out in the winding channel, a macro unit generation instruction is received.
The macro unit is a predefined logic function realizing unit composed of a trigger with higher abstraction level relative to the logic gate, an arithmetic logic unit, a hardware register, etc. The logic cells are disposed as a macro cell in its entirety on a silicon wafer. Engineers implement different functions at higher logic levels by building metal interconnects in macro cells.
In the embodiment of the application, when the winding layout is performed in the winding channel, the macro unit generation instruction is received, and then the macro unit is generated in the winding channel, so that the originally crowded winding layout of a tool can be replaced by the macro unit, the crowded current situation of the winding layout is changed, the interference problem between windings is improved, and the performance and the robustness of a chip are improved. The robustness of a chip refers to the ability of the chip to survive abnormal and dangerous conditions. The macro cell generation instruction may be issued by a user or may be automatically generated by the integrated circuit chip.
In one embodiment, when performing winding layout in the winding channel, the ic chip first uses a tool to perform simulation winding layout, and detects a distance between windings in the winding channel after the tool completes simulation winding layout, and when detecting that the distance between two windings in the winding channel is smaller than a preset distance, the ic chip automatically generates the macro-unit generation command.
In one embodiment, when performing winding layout in the winding channel, the integrated circuit chip firstly uses a tool to perform simulation winding layout, detects crosstalk between windings in the winding channel after the tool completes simulation winding layout, and automatically generates the macro-unit generation instruction when monitoring that the crosstalk between two windings in the winding channel is greater than a preset crosstalk threshold.
In an embodiment, when performing routing layout in a routing channel, a user may issue a macro cell generation instruction for a channel in which a macro cell needs to be generated, and the integrated circuit chip receives the macro cell generation instruction issued by the user and generates a corresponding macro cell in the routing channel.
240. And determining the winding number of the winding channel according to the macro unit generation instruction.
250. And determining the width of the reserved channel corresponding to the winding channel according to the number of windings.
260. The channel length of the winding channel is determined.
In order to ensure that the windings in the macro-cells are not crowded, the layout of the windings in the macro-cells needs to be reasonably planned. In an embodiment, after receiving the macro unit generation instruction, according to the macro unit generation instruction, the number of windings of the winding channel, the channel length, and the reserved channel width corresponding to the winding channel are determined.
The processor performs a unit and winding resource estimation procedure according to the unit resource and the winding resource of the initial winding layout, and estimates the number of windings to be laid in the winding channel. The channel length is the actual length of the winding channel.
In one embodiment, the width of the reserved channel corresponding to the routing channel is the width of the macro-cell to be generated. The width of the reserved channel corresponding to the winding channel is determined by the number of windings in the winding channel and the distance between the windings, for example, the width of the reserved channel is determined so that the distance between every two windings in the winding channel is larger than or equal to the preset distance.
Wherein, in order to reduce the negative effect that the wire winding overall arrangement in the wire winding passageway caused the product function, predetermine the interval and need confirm according to the actual demand of product to make the wire winding according to this predetermine interval overall arrangement can not cause the influence to the product function. For example, in order to make the influence of crosstalk between the windings on the timing less than or equal to 1ps (10)-12And second), determining a preset interval, and determining the width of a reserved channel corresponding to the winding channel according to the number of windings and the preset interval.
In an embodiment, determining a width of a reserved channel corresponding to the winding channel according to the number of windings and the preset interval includes: and taking the product of the number of the winding wires and the preset interval as the width of a reserved channel corresponding to the winding channel.
In an embodiment, the winding parameters of the winding channel may also be specified by a user, for example, the winding number of the winding channel is specified by the user, the integrated circuit chip determines the width of the reserved channel corresponding to the winding channel according to the winding number specified by the user and a predetermined preset distance, and determines the channel length of the winding channel, and the integrated circuit chip generates the macro unit according to the determined winding number, channel length, and the width of the reserved channel corresponding to the winding channel.
270. The method comprises the steps that a macro unit is generated in a winding channel according to winding parameters of the winding channel, winding layout is carried out in the winding channel in the macro unit mode, windings in the macro unit are evenly distributed, the distance between every two windings is larger than a preset distance, and when the distance between every two windings is larger than the preset distance, crosstalk between every two windings is smaller than a preset crosstalk threshold value.
According to the determined winding parameters, a macro cell is generated in the winding channel, and winding layout is carried out in the winding channel in the form of the macro cell, so that the winding layout which is originally designed by a tool is replaced, the current crowding situation of the winding layout is changed, and the interference problem between windings is improved.
Referring to fig. 3, fig. 3 is a schematic diagram of a second winding layout according to an embodiment of the present application. The winding layout in the macro-unit mode is shown, in the macro-unit, all windings are fully paved on the whole winding channel, no waste is caused to channel space, the space is reasonable, the winding layout is not crowded, interference among the windings is reduced, and meanwhile the arrangement of the buffer units on the windings is reserved to enhance the driving capability of the windings and guarantee stable signal transmission.
Referring to fig. 4, fig. 4 is a schematic diagram of a macro cell according to an embodiment of the present disclosure. Fig. 4 is an enlargement of the macro-cell generated in fig. 3. In the macro-cell, the windings are evenly distributed. When the macro unit is generated, a proper preset interval is analyzed according to the actual demand of a product, and the distance between every two winding wires is set to be larger than or equal to the preset interval, so that the crosstalk between every two winding wires is smaller than or equal to a preset crosstalk threshold value.
In one embodiment, when the crosstalk between every two windings in the winding channel is less than or equal to the predetermined crosstalk threshold, the influence of the crosstalk between the windings on the timing sequence is less than or equal to 1ps (10)-12Seconds).
The winding layout method provided by the embodiment of the application does not depend on the process and specific projects, can be applied to advanced processes and various projects, accelerates design convergence, and improves chip robustness.
Therefore, according to the winding layout method provided by the embodiment of the application, when winding layout is carried out in a winding channel, a macro unit generation instruction is received, then according to the macro unit generation instruction, the winding parameters of the winding channel are determined, according to the winding parameters of the winding channel, the macro unit is generated in the winding channel, the winding layout is carried out in the winding channel in the form of the macro unit, the windings in the macro unit are uniformly distributed, the distance between every two windings is larger than the preset distance, and when the distance between every two windings is larger than the preset distance, the crosstalk between every two windings is smaller than the preset crosstalk threshold value. In the embodiment of the application, the macro unit is added according to the instruction when the winding channel passes through, the winding is distributed in the winding channel in the form of the macro unit, the windings are uniformly distributed and the distance is proper, the winding arrangement congestion is avoided, and the interference between the windings is reduced.
The embodiment of the application also provides a winding layout device. Referring to fig. 6, fig. 6 is a first structural schematic diagram of a winding layout apparatus according to an embodiment of the present disclosure. Wherein the winding layout apparatus 300 is applicable to an integrated circuit chip, the winding layout apparatus 300 comprises a receiving module 301, a first determining module 302 and a first generating module 303, as follows:
a receiving module 301, configured to receive a macro unit generation instruction when performing a winding layout in a winding channel;
a first determining module 302, configured to determine a winding parameter of the winding channel according to the macro unit generation instruction;
the first generating module 303 is configured to generate a macro-unit in the winding channel according to the winding parameters of the winding channel, perform winding layout in the winding channel in the form of the macro-unit, where the windings in the macro-unit are uniformly distributed, and the distance between every two windings is greater than a preset distance, where when the distance between every two windings is greater than the preset distance, the crosstalk between every two windings is less than a preset crosstalk threshold.
In an embodiment, the winding parameters include a winding number, a channel length, and a reserved channel width corresponding to the winding channel, and in determining the winding parameters of the winding channel, the first determining module 302 may be configured to:
determining the winding number of the winding channel;
determining the width of a reserved channel corresponding to the winding channel according to the number of the windings;
and determining the channel length of the winding channel.
Referring to fig. 7, fig. 7 is a schematic diagram illustrating a second structure of a winding layout apparatus 300 according to an embodiment of the present disclosure. In one embodiment, the winding layout apparatus 300 further includes a second determination module 304 and a setup module 305:
a second determining module 304, configured to determine the preset distance.
The setting module 305 is configured to set a buffer unit at preset intervals for each winding in the macro unit.
In an embodiment, when determining the width of the reserved channel corresponding to the winding channel according to the number of windings, the first determining module 302 may be configured to:
and determining the width of a reserved channel corresponding to the winding channel according to the number of windings and the preset interval.
In an embodiment, when the reserved channel width corresponding to the routing channel is determined according to the number of routings and the preset interval, the first determining module 302 may be configured to:
and taking the product of the number of the winding wires and the preset interval as the width of a reserved channel corresponding to the winding channel.
Referring to fig. 8, fig. 8 is a schematic diagram illustrating a third structure of a winding layout apparatus 300 according to an embodiment of the present disclosure. In one embodiment, the winding layout apparatus 300 further includes an assigning module 306, a third determining module 307, and a second generating module 308:
the distribution module 306 is used for distributing the positions of a plurality of modules in the layout planning of the whole chip;
a third determining module 307, configured to determine a plurality of winding channels connecting the modules.
And a second generating module 308, configured to, before the layout design is completed, generate a macro cell in the routing channel again according to the determined routing parameter if the routing layout is performed in the routing channel again.
The specific implementation of each module can refer to the foregoing embodiments, and is not described herein again.
Therefore, the winding layout device provided in the embodiment of the present application receives the macro unit generation instruction when the receiving module 301 performs the winding layout in the winding channel, then the first determining module 302 determines the winding parameters of the winding channel according to the macro unit generation instruction, and the first generating module 303 generates the macro unit in the winding channel according to the winding parameters of the winding channel, so as to perform the winding layout in the winding channel in the form of the macro unit, the windings in the macro unit are uniformly distributed, and the distance between every two windings is greater than the preset distance, wherein, when the distance between every two windings is greater than the preset distance, the crosstalk between every two windings is less than the preset crosstalk threshold. In the embodiment of the application, the macro unit is added according to the instruction when the winding channel passes through, the winding is distributed in the winding channel in the form of the macro unit, the windings are uniformly distributed and the distance is proper, the winding arrangement congestion is avoided, and the interference between the windings is reduced.
The embodiment of the application also provides an integrated circuit chip. The integrated circuit chip can be used for smart phones, tablet computers, game equipment, AR (Augmented Reality) equipment, automobiles, vehicle peripheral obstacle detection devices, audio playing devices, video playing devices, notebooks, desktop computing equipment, wearable equipment such as watches, glasses, helmets, electronic bracelets, electronic necklaces, electronic clothes and other equipment.
Referring to fig. 9, fig. 9 is a schematic structural diagram of an integrated circuit chip 400 according to an embodiment of the present disclosure. Integrated circuit chip 400 includes, among other things, processor 401, memory 402, first chip module 403, and second chip module 404. The processor 401 is electrically connected to the memory 402.
Processor 401 is the control center for integrated circuit chip 400 and monitors the operating state of the integrated circuit chip by connecting various portions of the integrated circuit chip through various interfaces and lines.
In this embodiment, the second chip module 404 is electrically coupled to the first chip module 403 through a routing channel, where the routing channel includes at least one macro cell, the routing wires in the macro cell are uniformly distributed, and the distance between every two routing wires is greater than or equal to a preset distance, where when the distance between every two routing wires is greater than or equal to the preset distance, the crosstalk between every two routing wires is less than or equal to a preset crosstalk threshold, and a buffer unit is disposed on each routing wire in the macro cell at every preset distance.
As can be seen from the above, an integrated circuit chip provided in the embodiments of the present application includes a first chip module 403 and a second chip module 404, and the second chip module 404 is electrically coupled to the first chip module 403 through a routing channel, where the routing channel includes at least one macro unit, the routing in the macro unit is uniformly distributed, and the distance between every two routing is greater than or equal to a preset distance, where when the distance between every two routing is greater than or equal to the preset distance, the crosstalk between every two routing is less than or equal to a preset crosstalk threshold, and a buffer unit is arranged on each routing in the macro unit at every preset distance. .
The embodiment of the present application further provides a computer-readable storage medium, in which a computer program is stored, and when the computer program runs on a computer, the computer executes the winding layout method according to any of the embodiments.
For example, in some embodiments, when the computer program is run on a computer, the computer performs the steps of:
receiving a macro unit generation instruction when winding layout is carried out in a winding channel; determining winding parameters of the winding channel according to the macro unit generation instruction; generating a macro unit in the winding channel according to the winding parameters of the winding channel, and performing winding layout in the winding channel in a macro unit mode, wherein the windings in the macro unit are uniformly distributed, and the distance between every two windings is larger than a preset distance, and when the distance between every two windings is larger than the preset distance, the crosstalk between every two windings is smaller than a preset crosstalk threshold value.
It should be noted that, those skilled in the art can understand that all or part of the steps in the methods of the above embodiments can be implemented by the relevant hardware instructed by the computer program, and the computer program can be stored in the computer readable storage medium, which can include but is not limited to: read Only Memory (ROM), Random Access Memory (RAM), magnetic or optical disks, and the like.
In the above embodiments, the descriptions of the respective embodiments have respective emphasis, and parts that are not described in detail in a certain embodiment may refer to the above detailed description of the winding layout method, and are not described herein again.
The winding layout method, the winding layout device, the integrated circuit chip and the storage medium provided by the embodiments of the present application are described in detail above. The principle and the implementation of the present application are explained herein by applying specific examples, and the above description of the embodiments is only used to help understand the method and the core idea of the present application; meanwhile, for those skilled in the art, according to the idea of the present application, there may be variations in the specific embodiments and the application scope, and in summary, the content of the present specification should not be construed as a limitation to the present application.

Claims (10)

1. A winding layout method, comprising:
receiving a macro unit generation instruction when winding layout is carried out in a winding channel;
determining winding parameters of the winding channel according to the macro unit generation instruction;
generating macro units in the winding channels according to the winding parameters of the winding channels, performing winding layout in the winding channels in a macro unit mode, wherein the windings in the macro units are uniformly distributed, and the distances between every two windings are larger than or equal to a preset distance, and when the distances between every two windings are larger than or equal to the preset distance, the crosstalk between every two windings is smaller than or equal to a preset crosstalk threshold value.
2. The winding layout method of claim 1, wherein the winding parameters include a number of windings, a channel length, and a reserved channel width corresponding to the winding channel, and wherein the determining the winding parameters for the winding channel includes:
determining the winding number of the winding channel;
determining the width of a reserved channel corresponding to the winding channel according to the number of the windings;
and determining the channel length of the winding channel.
3. The winding layout method of claim 2, further comprising:
determining the preset distance;
the determining the width of the reserved channel corresponding to the winding channel according to the number of the windings comprises the following steps: and determining the width of a reserved channel corresponding to the winding channel according to the number of windings and the preset interval.
4. The winding layout method according to claim 3, wherein the determining the width of the reserved channel corresponding to the winding channel according to the number of windings and the preset spacing comprises:
and taking the product of the number of the winding wires and the preset interval as the width of a reserved channel corresponding to the winding channel.
5. The winding layout method according to any one of claims 1 to 4, further comprising:
and arranging a buffer unit at preset intervals for each winding in the macro unit.
6. The winding layout method according to any of claims 1 to 4, wherein before receiving the macro-unit generation instruction when performing winding layout in the winding path, the method further comprises:
distributing the positions of a plurality of modules in the layout planning of the whole chip;
a plurality of routing channels are defined for connecting the modules.
7. The winding layout method according to any of claims 1 to 4, further comprising, after determining the winding parameters of the winding lane:
and before the layout design is finished, if the winding layout is carried out in the winding channel again, generating the macro unit in the winding channel again according to the determined winding parameter.
8. A winding layout apparatus, comprising:
the receiving module is used for receiving a macro unit generation instruction when the winding layout is carried out in the winding channel;
the determining module is used for determining the winding parameters of the winding channel according to the macro unit generation instruction;
the generating module is used for generating a macro unit in the winding channel according to the winding parameters of the winding channel, winding layout is carried out in the winding channel in the form of the macro unit, the windings in the macro unit are uniformly distributed, and the distances between every two windings are larger than or equal to a preset distance, wherein when the distances between every two windings are larger than or equal to the preset distance, the crosstalk between every two windings is smaller than or equal to a preset crosstalk threshold value.
9. An integrated circuit chip, comprising:
a first chip module;
the second chip module is electrically coupled to the first chip module through a winding channel, wherein the winding channel comprises at least one macro unit, windings in the macro unit are uniformly distributed, and the distance between every two windings is larger than or equal to a preset distance, when the distance between every two windings is larger than or equal to the preset distance, the crosstalk between every two windings is smaller than or equal to a preset crosstalk threshold value, and a buffer unit is arranged on each winding in the macro unit at a preset distance interval.
10. A computer-readable storage medium, in which a computer program is stored which, when run on a computer, causes the computer to carry out the steps in the winding layout method according to any one of claims 1 to 7.
CN202011134777.9A 2020-10-21 2020-10-21 Winding layout method, winding layout device, integrated circuit chip and computer readable storage medium Pending CN114386359A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202011134777.9A CN114386359A (en) 2020-10-21 2020-10-21 Winding layout method, winding layout device, integrated circuit chip and computer readable storage medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202011134777.9A CN114386359A (en) 2020-10-21 2020-10-21 Winding layout method, winding layout device, integrated circuit chip and computer readable storage medium

Publications (1)

Publication Number Publication Date
CN114386359A true CN114386359A (en) 2022-04-22

Family

ID=81194364

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202011134777.9A Pending CN114386359A (en) 2020-10-21 2020-10-21 Winding layout method, winding layout device, integrated circuit chip and computer readable storage medium

Country Status (1)

Country Link
CN (1) CN114386359A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114879208A (en) * 2022-06-30 2022-08-09 北京摩尔芯光半导体技术有限公司 Frequency modulation continuous wave laser radar system

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114879208A (en) * 2022-06-30 2022-08-09 北京摩尔芯光半导体技术有限公司 Frequency modulation continuous wave laser radar system
CN114879208B (en) * 2022-06-30 2022-11-01 北京摩尔芯光半导体技术有限公司 Frequency modulation continuous wave laser radar system

Similar Documents

Publication Publication Date Title
KR100413861B1 (en) Method and apparatus to distribute spare cells within a standard cell region of an integrated circuit
US8683416B1 (en) Integrated circuit optimization
KR102224518B1 (en) Double patterning layout design method
US8418115B1 (en) Routability based placement for multi-die integrated circuits
US9740815B2 (en) Electromigration-aware integrated circuit design methods and systems
US20010014965A1 (en) Automatic global routing device for efficiently determining optimum wiring route on integrated circuit and global routing method therefor
CN115659901B (en) Distance wiring optimization method and device for chip physical design
CN115713060A (en) Time sequence violation repairing method and device, server and readable storage medium
CN114386359A (en) Winding layout method, winding layout device, integrated circuit chip and computer readable storage medium
KR102478753B1 (en) Power grid healing techniques
CN114841104A (en) Time sequence optimization circuit and method, chip and electronic equipment
US20090276745A1 (en) Dummy metal insertion processing method and apparatus
CN114154452A (en) Layout and wiring method, device and equipment and readable storage medium
CN109933857A (en) The Clock Tree trunk Topology g eneration method and system of sensing integrated circuit layout information
US11321513B1 (en) DVD analysis that accounts for delays
US7266792B2 (en) Automated noise convergence for cell-based integrated circuit design
US8079010B2 (en) Wiring information generating apparatus, method and program
US9697320B2 (en) Rectilinear macros having non-uniform channel spacing
US20150278424A1 (en) Semiconductor device and method for designing a semiconductor device
US7596483B1 (en) Determining timing of integrated circuits
Ratna et al. A post-routing stage IR drop reduction technique with less routing resources
JP2943282B2 (en) Integrated circuit design equipment
Ho et al. Multilevel routing with jumper insertion for antenna avoidance
JPH09269958A (en) Automatic layout device
JPH05121546A (en) Layout method of semiconductor integrated circuit

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination