CN114065686A - Parameterized cell circuit establishing method, standard cell circuit replacing method and device - Google Patents

Parameterized cell circuit establishing method, standard cell circuit replacing method and device Download PDF

Info

Publication number
CN114065686A
CN114065686A CN202111406535.5A CN202111406535A CN114065686A CN 114065686 A CN114065686 A CN 114065686A CN 202111406535 A CN202111406535 A CN 202111406535A CN 114065686 A CN114065686 A CN 114065686A
Authority
CN
China
Prior art keywords
unit
standard
cell
parameterized
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202111406535.5A
Other languages
Chinese (zh)
Inventor
薛明达
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chengdu Haiguang Microelectronics Technology Co Ltd
Original Assignee
Chengdu Haiguang Microelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chengdu Haiguang Microelectronics Technology Co Ltd filed Critical Chengdu Haiguang Microelectronics Technology Co Ltd
Priority to CN202111406535.5A priority Critical patent/CN114065686A/en
Publication of CN114065686A publication Critical patent/CN114065686A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/36—Circuit design at the analogue level
    • G06F30/367—Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]

Abstract

The embodiment of the application provides a parameterized unit circuit, an establishing method and a standard unit circuit replacing method, wherein the establishing method of the parameterized unit circuit comprises the following steps: determining, in the circuit, at least one normalizable cell circuit as a standard cell; establishing a parameterization unit which corresponds to the standard unit and has consistent circuit function; configuring a mapping relation between a parameterization unit and a standard unit; calling a standard unit schematic diagram in a parameterization unit according to the unit mapping information and the port mapping information to form a parameterization unit schematic diagram; verifying whether the circuit function is consistent or not according to a circuit netlist generated by the parameterized unit schematic diagram and a parameterized unit function description language; if the verification is consistent, the verification is passed; otherwise, the mapping relation between the parameterized unit and the standard unit is reconfigured. The embodiment of the application can repeatedly utilize the result of the first replacement, and conveniently and efficiently replace different standard units.

Description

Parameterized cell circuit establishing method, standard cell circuit replacing method and device
Technical Field
The embodiment of the application relates to the technical field of chips, in particular to a parameterized unit circuit, an establishing method and a standard unit circuit replacing method and device.
Background
A custom integrated circuit is an integrated circuit that is designed and manufactured specifically according to the needs of a user, and as the integration scale becomes larger and larger, the design becomes more and more complex, and in order to complete the design in a short time, a designer often uses a cell circuit library design method using a computer aided design system (EDA), builds a logic circuit using standard cells, and calls a circuit that has been designed in advance in the integrated circuit. The pre-designed circuit may be a circuit previously designed by a designer or may be purchased from another process plant or distribution company.
Manual wiring is required if the pre-designed circuit needs to be modified, even if only the standard cell circuit in the pre-designed circuit needs to be adjusted, the symbol (symbol) called on the circuit still needs to be adjusted manually, and the wiring and the like are modified manually. However, if the port names in the units replaced before and after are not consistent, the replacer needs to spend more time checking the port information, etc. When a process is migrated or a circuit needs a lot of modification, the manual modification is very labor intensive.
Therefore, the prior art has the technical problem of how to conveniently and efficiently replace the standard cell.
Disclosure of Invention
In view of the above, embodiments of the present application provide a parameterized cell circuit and a method for establishing the same and a method for replacing a standard cell circuit, so as to replace a standard cell conveniently and efficiently.
In order to achieve the above purpose, the embodiments of the present application provide the following technical solutions:
in a first aspect, an embodiment of the present application provides a method for establishing a parameterized unit circuit, including: determining, in the circuit, at least one normalizable cell circuit as a standard cell; establishing a parameterization unit which corresponds to the standard unit and has consistent circuit function; configuring a mapping relation between a parameterization unit and a standard unit; and calling a standard unit schematic diagram in the parameterization unit according to the unit mapping information and the port mapping information to form a parameterization unit schematic diagram.
In addition, verifying whether the circuit function is consistent according to a circuit netlist generated by the parameterized unit schematic diagram and a parameterized unit function description language; if the verification is consistent, the verification is passed; otherwise, the mapping relation between the parameterized unit and the standard unit is reconfigured.
In a second aspect, an embodiment of the present application provides a parameterized cell circuit, including:
the parameterized unit function description language is consistent with the standard unit function description language of the corresponding standard unit;
a parameterized cell port corresponding to a standard cell port of the corresponding standard cell;
and the parameterized unit schematic diagram is formed by calling the standard unit schematic diagram in the parameterized unit according to unit mapping information representing the mapping relation between the parameterized unit and the standard unit and port mapping information representing the mapping relation between the parameterized unit port and the standard unit port.
In a third aspect, an embodiment of the present application provides a standard cell circuit replacement method through the parameterized cell circuit, including:
determining an original standard cell to be replaced in a circuit;
calling a parameterization unit corresponding to the original standard unit according to the unit mapping information;
calling a parameterized unit schematic diagram corresponding to the original standard unit to replace the original standard unit schematic diagram according to the port mapping information;
deleting the original standard unit schematic diagram;
and modifying the parameter of the parameterized unit into the parameter of the original standard unit to form a new standard unit.
In a fourth aspect, an embodiment of the present application provides a standard cell circuit replacement apparatus using the parameterized cell circuit, including:
a standard cell determination module that determines an original standard cell to be replaced in the circuit;
the parameterization unit calling module is used for calling a parameterization unit corresponding to the original standard unit according to the unit mapping information;
the replacement module deletes the original standard unit schematic diagram; and modifying the parameter of the parameterized unit into the parameter of the original standardized unit according to the port mapping information, and calling a schematic diagram of the parameterized unit corresponding to the original standard unit to replace the schematic diagram of the original standard unit to form a new standard unit.
In a fifth aspect, an embodiment of the present application provides a storage medium storing a program suitable for standard cell circuit replacement to implement the standard cell circuit replacement method provided in the embodiment of the present application.
In a sixth aspect, an embodiment of the present application provides an electronic device, which may include the storage medium provided in the embodiment of the present application.
The method for replacing the standard cell provided by the embodiment of the application comprises the steps of firstly establishing a parameterization cell, wherein the established parameterization cell comprises a corresponding parameterization cell symbol for identifying the parameterization cell, a parameterization cell function description language consistent with a standard cell function description language and a parameterization cell port corresponding to a standard cell port, and configuring a mapping relation between the parameterization cell and the standard cell, wherein the mapping relation comprises cell mapping information for representing the mapping relation between the parameterization cell and the standard cell and port mapping information for representing the mapping relation between the parameterization cell port and the standard cell port. And calling a parameterization unit through the mapping information to replace a standard unit in the pre-designed circuit, so as to ensure that the function of the pre-designed circuit is unchanged. And finally, completing the replacement of the standard unit by modifying the parameter of the parameterized unit. It will be appreciated that as long as the replaced standard cell is replaced with the parameterized cell for the first time and the pre-designed circuit function is guaranteed to be unchanged, batch replacement can be completed by only modifying the parameters of the parameterized cell in the subsequent replacement.
It can be seen that, in the method for replacing a standard cell provided in the embodiment of the present application, in addition to the connection required when the standard cell is replaced with a parameterized cell for the first time, different standard cells may be called by changing parameters without deleting and connecting the connection, or without checking port information when port names are inconsistent, so that the result of the first replacement may be reused, different standard cells may be conveniently and efficiently replaced, a pre-designed circuit may be modified more quickly, a call service for a custom integrated circuit may be provided, and the design efficiency of the custom integrated circuit may be improved. Furthermore, batch modification of replacing one standard unit in the circuit with another standard unit can be realized simultaneously by uniformly calling parameters of parameterization units with the same function in the circuit, and the design efficiency of the integrated circuit is further improved. Finally, as long as the parameterization unit carries out traversal calling once, each standard unit corresponding to the parameterization unit is called and verified, the fact that the parameterization unit calls the standard units correctly through parameters can be guaranteed, and similarly, as long as a circuit which is designed in advance and the parameterization unit are connected into the circuit which is designed in advance and a circuit which is formed after the replaced standard unit is called is used for consistency verification once, the fact that calling of the parameterization unit on the circuit is correct can be guaranteed, and therefore the effect of facilitating function verification is achieved.
Drawings
FIG. 1a is a schematic circuit diagram of a circuit including a standard cell circuit;
FIG. 1b is a schematic diagram of a step one of a conventional standard cell circuit replacement process;
FIG. 1c is a schematic diagram of a second step of a conventional standard cell circuit replacement process;
FIG. 1d is a schematic diagram of a third step of a conventional standard cell circuit replacement process;
FIG. 1e is a diagram illustrating a step four of a conventional standard cell circuit replacement process;
FIG. 2 is a flowchart of a parameterized cell circuit building method provided in an embodiment of the present application;
FIG. 3 is another flow chart of a parameterized cell circuit building method provided in an embodiment of the present application;
FIG. 4 is a schematic diagram illustrating a mapping relationship between a parameterized cell and a standard cell according to an embodiment of the present application;
FIG. 5 is a schematic diagram of a parameterized cell circuit according to an embodiment of the present application;
FIG. 6 is a schematic diagram of another embodiment of a parameterized cell circuit of the present application;
FIG. 7 is a flowchart of a standard cell circuit replacement method provided by an embodiment of the present application;
fig. 8 is a block diagram of a standard cell circuit replacement apparatus according to an embodiment of the present application.
Detailed Description
The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are only a part of the embodiments of the present application, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
In order to facilitate understanding of the present invention, a conventional standard cell circuit replacement method is described below.
Referring to fig. 1a, a pre-designed circuit 100 includes a standard cell 110, a standard cell 120, a standard cell 130, a standard cell 140, and connections between standard cell ports.
Standard cell 110 has two input ports and one output port; one input port of the standard cell 110 is connected to an output port of the standard cell 120, the other input port thereof is connected to an output port of the standard cell 130, and the output port of the standard cell 110 is connected to an input port of the standard cell 140. The standard cell 110 may be an and gate, and the standard cell 110 outputs the valid signal only if the output signals of the standard cells 120 and 130 are both valid signals.
As shown in fig. 1b, if the standard cell 110 is to be replaced, the standard cell 110 in the circuit 100 may be deleted first, as shown in the figure, although the standard cell 110 is deleted, the connection line connected to the standard cell 110 does not disappear actively, the end of the connection line originally connected to the port of the standard cell 110 becomes a suspension state, and the whole connection line fails. If the failed connection wire is not deleted, a new standard cell is placed at the position of the standard cell 110, because the end of the connection wire in the suspension state is not actively connected with the port of the new standard cell, the connection wire still fails, the new standard cell is not connected into the circuit, and the circuit function cannot be normally realized.
Because the connection line is normally connected with the standard cell port in human vision, the false connection is difficult to be found in a design stage, and is often found and modified after an error is reported in a simulation stage. The number of the ports of the standard cells is different, and the number of the ports of some standard cells with strong functions is large, so that all the ports still need to be reconnected to eliminate false connection under the condition that one line is false connected.
Referring to FIG. 1c, in order to prevent false connection, the prior art usually deletes all the failed connection lines connected to the standard cell 110 after deleting the standard cell 110. In some embodiments, the new standard cell can be correctly connected to the circuit by adjusting the end of the suspended connection line of the failed connection line one by one to connect with the port of the standard cell without deleting the failed connection line, but the new standard cell is not frequently used due to the complex operation, the false connection caused by the missed failed connection line and the like.
Please refer to fig. 1d, which shows that the standard cell 110 is replaced by the standard cell 150. The standard cell 150 and the standard cell 110 have different symbols, and the parameters such as port name, process size, etc. may be the same or different, but the circuit functions are the same. Since the circuit functions are the same, standard cell 150 may have the same number of ports as standard cell 110, both being two input ports and one output port, but the positions of the input/output ports of standard cell 150 and the input/output ports of standard cell 110 being replaced in circuit 100 may be different, so standard cell 150 is rewired with standard cells 120, 130 and 140.
In conjunction with the standard cell 150 being plugged into the circuit 100 as shown in FIG. 1e, the replacement of the standard cell 110 is completed. Two input ports of the standard cell 150 are connected to the output ports of the standard cells 120 and 130, respectively, and the output port of the standard cell 150 is connected to the input port of the standard cell 140.
For example, in some embodiments, the standard cell 150 may be an and gate, and the standard cell 110 outputs the valid signal only if the output signals of the standard cells 120 and 130 are both valid signals.
Therefore, when the standard units in the pre-designed circuit are replaced by the prior art, almost all steps are manually modified, only one standard unit can be modified by one standard unit, and when a large number of standard units in the pre-designed circuit need to be replaced, a large amount of labor and time are consumed, the efficiency is low, and errors are easy to occur. In some embodiments, a specific application scenario may be that a circuit performs process migration, where the overall structure of the circuit does not need to be changed, but all standard cells on the circuit need to be replaced with standard cells under a new process scale, and a large amount of replacement is needed. In other embodiments, the specific application scenario may be circuit migration, for example, adjustment of an operating voltage, where the pre-designed circuit itself is applied to an electronic device with a larger operating voltage, and now needs to be applied to an electronic device with a smaller operating voltage, and all standard cells need to be replaced with standard cells with a corresponding operating voltage.
Therefore, the embodiment of the present application provides a method for establishing a parameterized cell circuit and a method for replacing a standard cell circuit, which can replace a standard cell conveniently and efficiently.
Referring to fig. 2, the present application provides an embodiment of a method for establishing a parameterized unit circuit, including:
step S210, in the circuit, at least one standardizable unit circuit is determined to be a standard unit; the circuit is a pre-designed circuit, and the standard unit comprises a corresponding standard unit schematic diagram, a standard unit function description language and at least one standard unit port. In some embodiments, the circuit may be a functional block of circuitry implementing a certain function or functions for accessing a larger integrated circuit.
Step S220, establishing a parameterization unit which corresponds to the standard unit and has consistent circuit function; for example, the standard cell is an inverter, and the corresponding parameterization cell is also an inverter, and the parameterization cell can call all standard cells with the function of the inverter; wherein the parameterized cell comprises a parameterized cell function description language consistent with a standard cell function description language, and parameterized cell ports corresponding to standard cell ports; and realizing the consistency of the functions of the parameterized units and the corresponding standard unit circuits by the consistency of the function description language of the parameterized units and the function description language of the standard units. Any language for describing the functions of the circuit units belongs to the functional description language described in the embodiments of the present application, and may be a verilog language in some embodiments. The parameterization unit can be in the form of a library, which is pre-established and needs to be called appropriately.
Step S230, configuring a mapping relation between the parameterized unit and the standard unit, wherein the mapping relation comprises unit mapping information representing the mapping relation between the parameterized unit and the standard unit and port mapping information representing the mapping relation between a parameterized unit port and a standard unit port;
step S240, calling a corresponding standard unit schematic diagram in the parameterization unit according to the unit mapping information and the port mapping information to form a parameterization unit schematic diagram. Similarly, the standard cell may call the corresponding parameterized cell through the cell mapping information and the port mapping information.
The standard cells in the above embodiments refer to circuit cells that can be standardized, for example, standard cell circuits from a standard cell library, and may include various types of standard cells such as combinational logic, sequential logic, functional cells, and special type cells, which are basic parts in the back-end design process of an integrated circuit chip. Common standard cells may include, for example, inverters, and gates, registers, selectors, full adders, and the like. The standard cell library may include a timing model file and a netlist file for each standard cell. The standard cell may also be a logic cell circuit with a combination of logic functions, e.g. custom built. Or the standard circuit may have a certain function as a whole, and when a standardized combination can be performed, one standard cell symbol needs to be generated for the combination. In some embodiments, the standard cell symbols may be generated manually, and in other embodiments, the standard cell symbols may be generated automatically, for example, by using software virtuoso to automatically generate the standard cell symbols according to a schematic diagram. The standard cell has a unique standard cell symbol.
Step S250, verifying whether the circuit function is consistent according to the circuit netlist generated by the parameterization unit schematic diagram and the parameterization unit function description language; if the verification is consistent, step S260 is executed, and the verification is passed. And if the verification is inconsistent, returning the mapping relation between the configuration parameterization unit and the standard unit. If there are multiple inconsistencies (e.g., preset 3 inconsistencies), it is possible that the standard cell cannot establish a corresponding parameterized cell, and then the establishment of parameterized cells may be abandoned. It should be noted that, if the configuration still fails to pass the verification, it indicates that the standard cell is special and is not suitable for establishing the parameterized standard cell for the standard cell, and the establishment of the parameterized standard cell for the standard cell should be finished.
Thus, each pair of parameterized units corresponding to one standard unit is established, and the corresponding parameterized unit is verified, so that the establishment correctness of the parameterized units is ensured, and further, the correctness of a circuit formed by calling the standard units after the parameterized units are used for replacing the standard units is ensured. It is easy to understand that, because the calling of the parameterized unit through verification ensures correctness, when the verification of the whole circuit is not passed, the reason of the circuit error can be found more quickly by eliminating the possibility of calling error, which is beneficial to the verification of the whole circuit.
In the embodiment of the present application, the standard cell further includes a standard cell symbol and a standard cell name for identifying the standard cell, and if the standard cell has no existing standard cell symbol, one standard cell symbol may be generated by design software (e.g., virtuoso); and the parameterization unit comprises a parameterization unit symbol for identifying the parameterization unit and a parameterization unit name.
Referring to fig. 4, in some embodiments, the unit mapping information is mapped by a standard unit name and a parameterized unit name, that is: the unit mapping information refers to mapping information of a parameterized unit name and a standard unit name. For example, the parameterization unit 610 corresponds to the standard cells 160, 170 and 180 with the same circuit function through the cell mapping information and the port mapping information, wherein the cell name of the parameterization unit 610 corresponds to the cell name of the standard cell 160, the cell name of the standard cell 170 and the cell name of the standard cell 180 in a mapping manner respectively. In a specific embodiment, the unit mapping information and the port mapping information may be stored in a text file, and specifically, for example, may be stored in a table form. In the embodiment of the standard cell replacement method provided by the following application, the text file can be accessed when the standard cell is called according to the standard cell to be replaced and the parameter of the parameterized cell is modified for standard cell calling.
In the embodiment of the parameterized unit circuit building method, in general, the number of ports of the parameterized unit is less than or equal to that of a standard unit called correspondingly, and each port of the standard unit has a corresponding parameterized unit port. It can be understood that, when the number of input ports or the number of output ports of a standard unit may be greater than the number of input ports or the number of output ports of a corresponding parameterized unit, it is necessary to correspond to additional standard unit ports in addition to the standard unit ports having the same functions, and to preferentially select ports having similar functions to correspond to each other when the standard unit ports correspond to each other specifically. For ease of understanding, with continued reference to fig. 4, assuming that the ports of parameterized unit 610 are I, O, VDD and VSS and standard unit 160 has six ports a, Y, VDD, VSS, VBP and VBN, then according to the method provided in the embodiments of the present application, the six ports of standard unit 160 all have corresponding ports of parameterized unit 610, for example, the corresponding relationship may be: I-A, O-Y, VDD-VDD, VSS-VSS, VDD-VBN and VSS-VBP. For another example, assuming that the standard cell 170 has four ports a, Y, VDD, and VSS, and all four ports of the standard cell 170 have corresponding ports of the parameterized unit 610, the corresponding relationship may be: I-A, O-Y, VDD-VDD, VSS-VSS.
In the embodiment of the method for establishing the parameterized unit circuit, the standard unit schematic diagram is called in the parameterized unit according to the unit mapping information and the port mapping information to form the parameterized unit schematic diagram. Specifically, a corresponding standard cell is found in the parameterized cell through cell mapping information, a corresponding standard cell symbol is called through a preset script to call the standard cell, each standard cell port is connected with the corresponding parameterized cell port, and further connected to the standard cell schematic diagram to form the parameterized cell schematic diagram. Specifically, the parameterized cell symbols and the standard cell symbols are in the form of icons, and the standard cell symbols can be seen in a schematic diagram of the circuit standard cell; parameterization unit symbols can be seen in the schematic diagram of the parameterization unit; the parameterized cell schematic calls the standard cell notation.
Referring to fig. 3, another embodiment of a parameterized cell circuit building method provided in the present application is shown. In step 310, in the circuit, two or more standardizable unit circuits with consistent circuit functions are determined to be standard units. Whether the circuit functions of two or more standardizable unit circuits are consistent can be judged through the function description language of the standardizable unit circuits.
It is easy to understand that when the standardizable unit circuit as a standard unit has a certain logic function as a whole and can be standardized and combined, there may be no unit symbol and no circuit function description language, so that a standard unit symbol for identifying the standard unit can be established and its corresponding function description language can be set to describe its circuit function.
Step S320, establishing a parameterization unit corresponding to the standard unit and having consistent circuit function. I.e. the parameterized cell corresponds to at least two standard cells.
In step S330, a mapping relationship between the parameterized cell and the standard cell is configured. And the parameter unit and at least two standard units are in a configuration mapping relationship. It is easily understood that the mapping relationship includes cell mapping information indicating that the parameterized cell is mapped with each standard cell, respectively, and port mapping information indicating that the standard cell port of each standard cell is mapped with the parameterized cell port, respectively. Please refer to fig. 4: the parameterization unit 610 corresponds to the standard units 160, 170 and 180 with the same circuit functions through unit mapping information and port mapping information, wherein the unit name of the parameterization unit 610 is mapped and corresponds to the unit name of the standard unit 160, the unit name of the standard unit 170 and the unit name of the standard unit 180 respectively.
In this embodiment, each standard cell port corresponds to a parameterized cell port. For ease of understanding, the description is still based on the foregoing example: assuming that input ports of parameterized cell 610 are I, O, VDD and VSS and standard cell 160 has six ports a, Y, VDD, VSS, VBP and VBN, then according to the method provided in the embodiments of the present application, the six ports of standard cell 160 all have corresponding ports of parameterized cell 610, for example, the corresponding relationship may be: I-A, O-Y, VDD-VDD, VSS-VSS, VDD-VBN and VSS-VBP. For another example, assuming that the standard cell 170 has four ports a, Y, VDD, and VSS, and all four ports of the standard cell 170 have corresponding ports of the parameterized unit 610, the corresponding relationship may be: I-A, O-Y, VDD-VDD and VSS-VSS.
In step S340, each standard cell schematic diagram is called in the parameterization unit according to the cell mapping information and the port mapping information, and the parameterization cell schematic diagram corresponding to each standard cell is established. The parameterization unit comprises a parameterization unit schematic diagram corresponding to at least two standard unit schematic diagrams.
It is easily understood that the parameterization units establish a schematic diagram with each corresponding standard unit, and the parameterization schematic diagram comprises a schematic diagram of the parameterization units corresponding to each standard unit, namely when corresponding to at least two standard units, the parameterization units establish at least two schematic diagrams. This step can be implemented by a script, and different parameterized unit schematics are created according to the selected different standard units.
Specifically, standard cell symbols of the selected standard cells are called in the parameterization cells through preset scripts to call the standard cells, each standard cell port of the selected standard cells is connected with the corresponding parameterization cell port, and then the standard cell ports are connected to the standard cell schematic diagram of the selected standard cells to form the corresponding parameterization cell schematic diagram; and establishing a parameterization unit schematic diagram corresponding to each standardization unit.
In step S350, whether the circuit netlist generated according to the parameterized unit schematic diagram is consistent with the parameterized unit functional description language verification circuit function, that is, whether the circuit netlist generated according to the parameterized unit schematic diagram corresponding to each standard unit is consistent with the parameterized unit functional description language verification circuit function. Specifically, a circuit netlist generated from a schematic diagram of a parameter unit and a function description language of the parameter unit, such as verilog, may be verified using an EDA tool (ESP). If the verification is consistent, step S360 is executed, and the parameterization unit is established after the verification is passed; otherwise, step S330 is executed to continue configuring the mapping relationship between the parameterized unit and the standard unit, for example, to continue configuring the mapping relationship with inconsistent verification result. There may be two cases in the case of inconsistent verification, one is that the port mapping between the parameterized unit and the standard unit is wrong, the mapping relationship is reconfigured, and the corresponding port is correct. There is also a case where the standard cell is not functionally consistent with the parameterized cell, and the correct parameterized cell needs to be re-aligned.
Therefore, the parameterization units corresponding to the at least two standard units are verified, and the schematic diagrams of the parameterization units corresponding to different standard units are verified, so that the correctness of establishing the parameterization units is ensured, and further, the correctness of calling a circuit formed by the standard units after the parameterization units are used for replacing the standard units is ensured. It is easy to understand that, because the calling of the parameterized unit through verification ensures correctness, when the verification of the whole circuit is not passed, the reason of the circuit error can be found more quickly by eliminating the possibility of calling error, which is beneficial to the verification of the whole circuit.
The application provides an embodiment of a parameterized cell circuit, wherein the parameterized cell is obtained by the embodiment of the parameterized cell circuit establishing method. The parameterization unit is consistent with the corresponding standard unit circuit function, and comprises the following steps: the parameterized unit function description language is consistent with the standard unit function description language of the corresponding standard unit; a parameterized cell port corresponding to a standard cell port of the corresponding standard cell; and the parameterized unit schematic diagram is formed by calling the standard unit schematic diagram in the parameterized unit according to unit mapping information representing the mapping relation between the parameterized unit and the standard unit and port mapping information representing the mapping relation between the parameterized unit port and the standard unit port. Referring to fig. 5, the parameterization unit 510 corresponds to the standard unit 150 and has the same circuit function; parameterization unit 510 functional description language is consistent with standard unit 150; the parameterization unit 510 includes three ports: a1, a2 and Z; standard cell 150 includes three ports: A. b and Y, port mapping relationship between parameterization unit 510 and standard unit 150: A1-A, A2-B and Z-Y; the parameterized cell 510 schematic is formed by calling the standard cell 150 schematic based on the cell mapping information and the port mapping information. The parameterization unit 510 further comprises a parameterization unit symbol and a parameterization unit name for identifying the parameterization unit 150, the parameterization unit having a unique parameterization unit symbol. The unit mapping information may be mapped by a standard unit name and a parameterized unit name. Each port of the standard cell 150 has a corresponding port of the parameterized cell 510. Please refer to fig. 4 and related description for the unit mapping information and the port mapping information.
The parameterization unit corresponds to two or more standard units with consistent circuit functions; the unit mapping information comprises mapping relations between the parameterized units and each standard unit respectively; the port mapping information comprises the mapping relation between the standard unit port of each standard unit and the parameterized unit port; the parameterized schematic diagram comprises a parameterized unit schematic diagram corresponding to each standardized unit. Since the standard cell symbols of each standard cell may have some differences, it is also necessary to create schematic diagrams of the respective parameterized cells. Referring to fig. 6 in conjunction with fig. 4, the parameterization units 610 correspond to the standard cells 160 and 170 with the same circuit function, wherein the unit names of the parameterization units 610 are mapped with the unit names of the standard cells 160 and the unit names of the standard cells 170 respectively. The ports of parameterized block 610 are I, O, VDD and VSS, while standard block 160 has six ports a, Y, VDD, VSS, VBP and VBN, and each of the six ports of standard block 160 has a corresponding port of parameterized block 610, for example, the corresponding relationship may be: I-A, O-Y, VDD-VDD, VSS-VSS, VDD-VBN and VSS-VBP. The standard cell 170 is four ports A, Y, VDD and VSS, and the four ports of the standard cell 170 all have corresponding ports of the parameterized cell 610, and the corresponding relationship may be: I-A, O-Y, VDD-VDD and VSS-VSS. The schematic diagram of parameterized cell 610 includes script to connect parameterized cell 610 port to standard cell 160 and standard cell 170 corresponding port, calling standard cell 160 schematic diagram and standard cell 170 schematic diagram to form parameterized cell 610 schematic diagram.
Referring to fig. 7, the method for replacing a standard cell circuit using a parameterized cell circuit according to the above embodiment includes the following steps:
step S710, backup is performed on the original standard cell to form a backup standard cell. Of course, the original standard cell refers to a standard cell in a circuit before replacement and modification are performed in the circuit, and the original standard cell is backed up before replacement, or the whole circuit can be backed up. Thus, the loss of the circuit caused by improper circuit modification operation can be prevented.
In step S720, the original standard cell to be replaced is determined in the circuit. In some embodiments, the original standard cell to be replaced may be determined by a pre-designed script.
And step S730, calling a parameterization unit corresponding to the original standard unit according to the unit mapping information. Of course, the unit mapping information is information that has been established in advance, and specifically, referring to fig. 4 and the foregoing description about the mapping relationship between the standard unit and the parameterized unit, the standard unit and the parameterized unit may be called each other. In some embodiments, the parameterized cell corresponding to the original standard cell may be invoked by a script according to the cell mapping information.
In step S740, according to the port mapping information, the parameterized unit schematic diagram corresponding to the original standard unit is called to replace the original standard unit schematic diagram. The port mapping information is information that has been established in advance, and specifically, please refer to fig. 4 and the foregoing description about the mapping relationship between the standard cell and the parameterized cell, the standard cell and the parameterized cell may be called each other, and the parameterized cell schematic call may be specifically called by a parameterized cell symbol. In some embodiments, the original standard cell schematic may be replaced by a script calling a parameterized cell schematic corresponding to the original standard cell according to the port mapping information.
And step S750, deleting the original standard unit schematic diagram.
It should be noted that there is no step sequence between the deleting of the original standard cell schematic diagram and the invoking of the parameterization cell, and fig. 7 only shows an example that the parameterization cell is invoked first, then the schematic diagram is invoked, and then the original standard cell schematic diagram is deleted.
In S760, the called parameterized unit parameters are modified into original standardized unit parameters to form a new standard unit. It is understood that the parameterized unit parameters refer to parameters for controlling and calling the parameterized schematic diagram, and the modification to the original standard unit parameters refers to calling the schematic diagram of the parameterized unit corresponding to the original standard unit. And modifying the parameter of the parameterized unit into the proper original standard unit parameter as required so as to realize the replacement of the standard unit. In some embodiments, the parameterized cell parameter is a parameterized cell name and the original normalized cell parameter is an original standard cell name; and modifying the name of the parameterized unit after calling into the name of the original standard unit.
In the circuit including the new standard cell, the subsequent process migration or the circuit modification requires the new standard cell to be modified again, and only the step S760 is executed, and the parameter modification is required to complete the process.
Therefore, the standard unit circuit replacement method provided by the embodiment of the application finishes circuit modification, realizes reutilization by calling parameters to replace the standard unit after the replacement is finished, and is convenient and efficient for replacing the standard unit. The standard unit circuit replacement method provided by the embodiment of the application reduces the steps of manual operation and reduces the manpower for circuit modification; because the connection in the circuit is not modified, the risk of wrong connection is reduced; only the parameter mode is modified for replacement, so that the connection correctness before and after the process migration can be conveniently verified, and the function verification of the unit is carried out.
In step S770, it is verified whether the new standard cell netlist corresponds to the backup standard cell netlist. If so, step S780 is performed, otherwise, step S730 is performed. Of course, if the circuit netlist generated according to the parameterized unit schematic diagram is consistent with the parameterized unit function description language verification circuit function, the circuit function correctness of the parameterized unit itself can be not considered when the new standard unit netlist is consistent with the backup standard unit netlist for verification, so that the efficiency is improved.
In step S780, the verification is passed. Through verification, the circuit completes the replacement. Therefore, the correctness of the circuit formed by calling the new standard cell after the standard cell is replaced by the parameterized cell is ensured, and further, the correctness of the subsequent circuit modification is ensured.
Referring to fig. 8, an embodiment of the present invention further provides a standard cell circuit replacement device,
a standard cell determination module 810 that determines an original standard cell to be replaced in the circuit;
a parameterization unit calling module 820 for calling the parameterization unit corresponding to the original standard unit according to the unit mapping information;
a replacement module 830 for deleting the original standard cell schematic diagram; and modifying the parameter of the parameterized unit into the parameter of the original standardized unit according to the port mapping information, and calling a schematic diagram of the parameterized unit corresponding to the original standard unit to replace the schematic diagram of the original standard unit to form a new standard unit. The parameterized cell parameter may be a parameterized cell name, and the original normalized cell parameter may be an original standard cell name. The parameterized cell schematic calls may specifically be made through parameterized cell symbols.
The standard unit circuit replacing device also comprises a backup module 840 for backing up the original standard unit to form a backup standard unit before the original standard unit is replaced; and a verification module 850 adapted to verify whether the new standard cell netlist is consistent with the corresponding backup standard cell netlist; if so, the verification is passed. The verification module 850 is further adapted to, if the cells are inconsistent, call back the parameterized cell corresponding to the original standard cell according to the cell mapping information.
The embodiment of the application also provides a storage medium, and the storage medium stores a program suitable for the standard unit circuit replacement method so as to realize the standard unit circuit replacement method provided by the embodiment of the application.
An embodiment of the present application further provides an electronic device, which may include the storage medium provided in the embodiment of the present application.
Although the embodiments of the present application are disclosed above, the present application is not limited thereto. Various changes and modifications may be effected therein by one of ordinary skill in the pertinent art without departing from the scope or spirit of the present disclosure, and it is intended that the scope of the present disclosure be defined by the appended claims.

Claims (27)

1. A method for establishing a parameterized cell circuit, comprising:
in the circuit, determining at least one standardizable unit circuit as a standard unit, wherein the standard unit comprises a corresponding standard unit schematic diagram, a standard unit function description language and at least one standard unit port;
establishing a parameterization unit corresponding to the standard unit and consistent in circuit function, wherein the parameterization unit comprises a parameterization unit function description language consistent with a standard unit function description language and a parameterization unit port corresponding to the standard unit port;
configuring a mapping relation between a parameterization unit and a standard unit, wherein the mapping relation comprises unit mapping information representing a parameterization unit-standard unit mapping relation and port mapping information representing a parameterization unit port-standard unit port mapping relation;
and calling a standard unit schematic diagram in the parameterization unit according to the unit mapping information and the port mapping information to form a parameterization unit schematic diagram.
2. The parameterized cell circuit setup method of claim 1, further comprising:
verifying whether the circuit function is consistent or not according to a circuit netlist generated by the parameterized unit schematic diagram and a parameterized unit function description language;
if the verification is consistent, the verification is passed.
3. The parameterized cell circuit building method of claim 2, further comprising:
and if the verification is inconsistent, returning the mapping relation between the configuration parameterization unit and the standard unit.
4. The parameterized cell circuit building method of claim 1, wherein the standard cell includes a standard cell name, the parameterized cell includes a parameterized cell name, and the cell mapping information is mapped by the standard cell name and the parameterized cell name.
5. A parameterized cell circuit building method according to claim 1, characterized in that each port of the standard cell has a corresponding parameterized cell port.
6. The parameterized cell circuit building method of claim 5, wherein the standard cells include standard cell symbols for identifying standard cells; the step of calling a standard unit schematic diagram in a parameterization unit according to the unit mapping information and the port mapping information to form a parameterization unit schematic diagram comprises the following steps: the standard cell schematic diagram is called by calling standard cell symbols through a preset script, each standard cell port is connected with the corresponding parameterized cell port, and then the standard cell ports are connected to the standard cell schematic diagram to form the parameterized cell schematic diagram.
7. The parameterized cell circuit setup method of claim 5,
the parameterization unit corresponds to two or more standard units with consistent circuit functions, wherein:
configuring a mapping relation between the parameterization units and the standard units, wherein the mapping relation comprises unit mapping information for representing the mapping between the parameterization units and each standard unit respectively, and port mapping information for representing the standard unit ports of each standard unit and the parameterization unit ports respectively;
and calling each corresponding standard unit schematic diagram in the parameterization unit according to the unit mapping information and the port mapping information, and establishing the parameterization unit schematic diagram corresponding to each standardization unit.
8. The method for building parameterized cell circuit according to claim 7, wherein the step of calling each corresponding standard cell schematic diagram in a parameterized cell according to the cell mapping information and the port mapping information to build the parameterized cell schematic diagram corresponding to each normalized cell comprises:
calling standard cell symbols of the selected standard cells in the parameterization cells through a preset script to call the standard cells, connecting each standard cell port of the selected standard cells with the corresponding parameterization cell port, and further connecting the standard cell ports to the standard cell schematic diagram of the selected standard cells to form the corresponding parameterization cell schematic diagram; and establishing a parameterization unit schematic diagram corresponding to each standardization unit.
9. The parameterized cell circuit setup method of claim 8,
verifying whether the circuit function is consistent with the circuit netlist generated by the parameterized unit schematic diagram corresponding to each standard unit and the parameterized unit function description language;
and if the verification is consistent, the parameterization unit passes the verification.
10. The parameterized cell circuit building method of claim 9, comprising:
and if not, returning to continuously configure the mapping relation between the corresponding standard unit and the parameterized unit.
11. A parameterized cell circuit, wherein the parameterized cell is functionally identical to a corresponding standard cell circuit, comprising:
the parameterized unit function description language is consistent with the standard unit function description language of the corresponding standard unit;
a parameterized cell port corresponding to a standard cell port of the corresponding standard cell;
and the parameterized unit schematic diagram is formed by calling the standard unit schematic diagram in the parameterized unit according to unit mapping information representing the mapping relation between the parameterized unit and the standard unit and port mapping information representing the mapping relation between the parameterized unit port and the standard unit port.
12. The parameterized cell circuit of claim 11, wherein each port of the standard cells has a corresponding parameterized cell port.
13. The parameterized cell circuit of claim 11, wherein the standard cells include standard cell names, the parameterized cells include parameterized cell names, and the cell mapping information is mapped by standard cell names and parameterized cell names.
14. The parameterized cell circuit of claim 11, wherein the parameterized cell corresponds to two or more standard cells with circuit functions that are identical; the unit mapping information comprises mapping relations between the parameterized units and each standard unit respectively; the port mapping information comprises the mapping relation between the standard unit port of each standard unit and the parameterized unit port; the parameterized schematic diagram comprises a parameterized unit schematic diagram corresponding to each standardized unit.
15. The parameterized cell circuit of claim 11, wherein the parameterized cell further comprises a parameterized cell symbol to identify the parameterized cell.
16. A standard cell circuit replacement method using the parameterized cell circuit of claims 11 to 15, comprising:
determining an original standard cell to be replaced in a circuit;
calling a parameterization unit corresponding to the original standard unit according to the unit mapping information;
calling a parameterized unit schematic diagram corresponding to the original standard unit to replace the original standard unit schematic diagram according to the port mapping information;
deleting the original standard unit schematic diagram;
and modifying the parameter of the parameterized unit into the parameter of the original standard unit to form a new standard unit.
17. The standard cell circuit replacement method of claim 16, wherein the parameterized cell parameter is a parameterized cell name and the original normalized cell parameter is an original standard cell name.
18. The standard cell circuit replacement method of any one of claims 16 or 17, further comprising, before the original standard cell is replaced, backing up the original standard cell to form a backup standard cell.
19. The standard cell circuit replacement method of claim 18, further comprising:
verifying whether the new standard cell netlist is consistent with the corresponding backup standard cell netlist;
if so, the verification is passed.
20. The standard cell circuit replacement method of claim 19, further comprising:
if not, the parameterization unit corresponding to the original standard unit is called according to the unit mapping information.
21. A standard cell circuit replacement apparatus, comprising:
a standard cell determination module that determines an original standard cell to be replaced in the circuit;
the parameterization unit calling module is used for calling a parameterization unit corresponding to the original standard unit according to the unit mapping information;
the replacement module deletes the original standard unit schematic diagram; and modifying the parameter of the parameterized unit into the parameter of the original standardized unit according to the port mapping information, and calling a schematic diagram of the parameterized unit corresponding to the original standard unit to replace the schematic diagram of the original standard unit to form a new standard unit.
22. The standard cell circuit replacement apparatus of claim 21, wherein the replacement module deletes an original standard cell schematic; according to the port mapping information, the parameterized unit parameters are modified into original standardized unit parameters, and a parameterized unit schematic diagram corresponding to the original standard unit is called to replace the original standard unit schematic diagram to form a new standard unit, wherein the new standard unit comprises:
the parameter of the parameterized unit is the name of the parameterized unit, and the parameter of the original standardized unit is the name of the original standard unit.
23. The standard cell circuit replacement apparatus of any one of claims 21 or 22, further comprising:
and the backup module is used for backing up the original standard unit to form a backup standard unit before the original standard unit is replaced.
24. The standard cell circuit replacement apparatus of claim 23, further comprising:
the verification module is suitable for verifying whether the new standard cell netlist is consistent with the corresponding backup standard cell netlist;
if so, the verification is passed.
25. The standard cell replacement device of claim 24, wherein the verification module is further adapted to call back the parameterized cell corresponding to the original standard cell based on the cell mapping information if the cells do not match.
26. A storage medium storing a program suitable for standard cell circuit replacement to implement the standard cell circuit replacement method according to any one of claims 16 to 20.
27. An electronic device characterized by comprising the storage medium of claim 26.
CN202111406535.5A 2021-11-24 2021-11-24 Parameterized cell circuit establishing method, standard cell circuit replacing method and device Pending CN114065686A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111406535.5A CN114065686A (en) 2021-11-24 2021-11-24 Parameterized cell circuit establishing method, standard cell circuit replacing method and device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111406535.5A CN114065686A (en) 2021-11-24 2021-11-24 Parameterized cell circuit establishing method, standard cell circuit replacing method and device

Publications (1)

Publication Number Publication Date
CN114065686A true CN114065686A (en) 2022-02-18

Family

ID=80275817

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111406535.5A Pending CN114065686A (en) 2021-11-24 2021-11-24 Parameterized cell circuit establishing method, standard cell circuit replacing method and device

Country Status (1)

Country Link
CN (1) CN114065686A (en)

Similar Documents

Publication Publication Date Title
US6026228A (en) Integrated circuit design method, database apparatus for designing integrated circuit and integrated circuit design support apparatus
US7712061B2 (en) Method, system, and computer program product for generating and verifying isolation logic modules in design of integrated circuits
US20060200789A1 (en) Connectivity verification of IC (integrated circuit) mask layout database versus IC schematic; LVS check, (LVS: IC layout versus IC schematic) via the internet method and computer software
US10733342B2 (en) System and method for hierarchical power verification
US7992119B1 (en) Real-time background legality verification of pin placement
US8719752B1 (en) Hierarchical crosstalk noise analysis model generation
JP3825572B2 (en) Semiconductor integrated circuit design verification apparatus, method, and storage medium
TW200414680A (en) Spare cell architecture for fixing design errors in manufactured integrated circuits
CN103870617B (en) Low frequency chip automatic placement and routing method
US8010920B2 (en) Constraint management and validation for template-based circuit design
CN114861578A (en) Method, device, equipment and storage medium for repairing hold time violation
CN105574219B (en) The method of non-standard cell library logic unit automatic placement and routing
CN114154451A (en) Automatic drawing method, device, equipment, medium and product of schematic diagram
US7451425B1 (en) Determining controlling pins for a tile module of a programmable logic device
CN112668264A (en) Power supply network verification method of 3D chip and related equipment
CN114065686A (en) Parameterized cell circuit establishing method, standard cell circuit replacing method and device
US7117471B1 (en) Generation of design views having consistent input/output pin definitions
US7912693B1 (en) Verifying configuration memory of a programmable logic device
US7451423B1 (en) Determining indices of configuration memory cell modules of a programmable logic device
US7451420B1 (en) Determining reachable pins of a network of a programmable logic device
CN116467989A (en) Circuit analysis method, circuit analysis device, electronic equipment and storage medium
US7861197B2 (en) Method of verifying design of logic circuit
US7472370B1 (en) Comparing graphical and netlist connections of a programmable logic device
US7505887B1 (en) Building a simulation of design block using a bus functional model and an HDL testbench
US7451424B1 (en) Determining programmable connections through a switchbox of a programmable logic device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination