CN113923457B - System and method for video transcoding card peak staggering power-on - Google Patents
System and method for video transcoding card peak staggering power-on Download PDFInfo
- Publication number
- CN113923457B CN113923457B CN202111000293.XA CN202111000293A CN113923457B CN 113923457 B CN113923457 B CN 113923457B CN 202111000293 A CN202111000293 A CN 202111000293A CN 113923457 B CN113923457 B CN 113923457B
- Authority
- CN
- China
- Prior art keywords
- voltage conversion
- conversion module
- video transcoding
- power
- main chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 25
- 238000006243 chemical reaction Methods 0.000 claims abstract description 98
- 238000012545 processing Methods 0.000 claims abstract description 33
- 238000004891 communication Methods 0.000 claims description 15
- 125000004122 cyclic group Chemical group 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 6
- 230000001052 transient effect Effects 0.000 description 5
- 230000009471 action Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 238000011161 development Methods 0.000 description 2
- 230000003993 interaction Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000006978 adaptation Effects 0.000 description 1
- 238000013473 artificial intelligence Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000012552 review Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
- H04N19/423—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation characterised by memory arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
- G06F13/4072—Drivers or receivers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
- G06F13/4286—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a handshaking protocol, e.g. RS232C link
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/76—Television signal recording
- H04N5/765—Interface circuits between an apparatus for recording and another apparatus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0026—PCI express
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Computer Hardware Design (AREA)
- Power Sources (AREA)
Abstract
The invention provides a system and a method for video transcoding card peak shifting and power-up, wherein the system comprises a server main board and a video transcoding card; the server main board comprises a central processing unit and a power supply conversion module; the video transcoding card comprises a main chip, an editable logic chip and a voltage conversion module; when the server is electrified, the central processing unit handshakes with the main chip to allocate an address for the video transcoding card, and the first type voltage conversion module supplies power for the physical core of the main chip; when the operation system is entered, the central processing unit configures the level of the main chip according to the address, and when the level signal of the main chip and the register state signal of the editable logic chip are simultaneously valid, the service module is powered through the second type voltage conversion module, so that the current video transcoding card is powered up until the peak staggering power up is completed. Based on the system, the invention also provides a method for power-on of video transcoding card by staggering peaks.
Description
Technical Field
The invention belongs to the technical field of video transcoding card power-on, and particularly relates to a system and a method for video transcoding card peak-shifting power-on.
Background
With the continuous development of high-performance servers, industries such as artificial intelligence, face recognition, live broadcasting in the show field, live broadcasting in the electronic commerce and the like are rapidly updated in recent years, the visual manifestation of people is greatly satisfied, and the rapid update of the technologies is closely related to the continuous development of video transcoding cards. Considering the universality and the adaptation range, the video transcoding card is usually a half-height half-length PCIe standard card, and the current high-performance server generally adopts the design of a 4-way accelerator card, even a 6-way accelerator card and an 8-way accelerator card. Wherein PCIe (Peripheral Component Interconnect Express) is a high speed serial computer expansion bus standard.
Fig. 1 shows a power supply structure diagram of a server matched with a video transcoding card in the prior art. Each video transcoding card is matched with an Efuse chip, namely, the switch of the Efuse is controlled by a GPIO port of a server main board. When the server is powered on, the server main board sequentially controls the opening of the Efuse0-Efuse7 through the GPIO0-GPIO7, and then controls the 8 video transcoding cards to be powered on sequentially, so that the peak staggering power on of each video transcoding card in the high-performance server is realized. In the power supply structure of the prior art, each video transcoding card is matched with an Efuse control chip, so that the overall cost of the server is increased; multiple Efuse chips present a higher challenge to the otherwise intense PCB space.
Disclosure of Invention
In order to solve the technical problems, the invention provides a system and a method for video transcoding card peak staggering power-on, and the invention does not need an Efuse chip, thereby saving the space of a server PCB and reducing the overall cost of a server system.
In order to achieve the above purpose, the present invention adopts the following technical scheme:
a video transcoding card peak staggering power-on system comprises a server main board and a plurality of video transcoding cards; the server main board comprises a central processing unit and a voltage conversion module; the video transcoding card comprises a main chip, an editable logic chip and a voltage conversion module; the server main board is respectively connected with a plurality of video transcoding cards through PCIe interfaces;
when the server main board is electrified, the central processing unit is in handshake communication with the main chip, distributes bus addresses for the video transcoding card, and supplies power for the physical cores of the main chip through the first type voltage conversion modules respectively; when the server enters the operating system, the central processing unit configures the level of the main chip according to the bus address, and when the level signal of the main chip and the state signal of the register of the editable logic chip are simultaneously effective, the service module of the main chip is powered by the second type voltage conversion module, so that the current video transcoding card is powered up until all video transcoding cards are powered up, and the peak staggering power up is completed.
Further, the voltage conversion module is used for converting the alternating current acquired from the power supply module into 12V direct current required by the video transcoding card.
Further, the voltage conversion module comprises a first type voltage conversion module and a second type voltage conversion module;
the first-type voltage conversion module is used for converting 12V direct current into voltage required by a physical core of the main chip;
the second type voltage conversion module is used for converting 12V direct current into voltage required by the service module of the main chip.
Further, the first type of voltage conversion module comprises a first voltage conversion module and a second voltage conversion module; the second-type voltage conversion module comprises a third voltage conversion module and a fourth voltage conversion module;
the first voltage conversion module is used for converting 12V direct current into 0.8V direct current;
the second voltage conversion module is used for converting 12V direct current into 1.8V direct current;
the third voltage conversion module is used for converting 12V direct current into 0.9V direct current;
the fourth voltage conversion module is used for converting 12V direct current into 1.1V direct current.
Further, the service module adopts a storage module; and the service module is respectively in communication connection with the fourth voltage conversion module and the main chip.
Further, the main chip is in communication connection with the central processing unit through PCIe signals; the main chip is in communication connection with the editable logic chip through GPIO signals and I2C signals; the main chip is also connected with the storage module; the editable logic chip is also connected with the third voltage conversion module and the fourth voltage conversion module through power supply enabling signals respectively.
Further, when the server enters the operating system, the central processing unit configures the level of the main chip according to the bus address, and when the level signal of the main chip and the register state signal of the editable logic chip are valid at the same time, the second type voltage conversion module supplies power to the memory module of the main chip, so as to achieve the specific power-on in a peak-staggering manner, including:
the central processing unit sends out an enabling signal for the video transcoding card, and configures GPIO (general purpose input/output) communicated with the editable logic chip to be in a low level through video transcoding card firmware;
and after the editable logic chip monitors that the GPIO is in a low level, performing AND operation with a state signal of an internal register of the main chip, and supplying power to the storage module through the third voltage conversion module and the fourth voltage conversion module when the logic chip is effective at the same time.
The invention also provides a method for video transcoding card peak-shifting power-up, which is realized based on a system for video transcoding card peak-shifting power-up, and comprises the following steps:
when the server main board is electrified, the central processing unit is in handshake communication with the main chip, a bus address is allocated to the video transcoding card, and the first voltage conversion module supplies power for the physical core of the main chip;
when the server enters an operating system, the central processing unit configures the level of the main chip according to the bus address, and when the level signal of the main chip and the state signal of the register of the editable logic chip are simultaneously valid, the second-type voltage conversion module supplies power for the service module of the main chip to finish the current video transcoding card power-on;
and circularly executing to finish the power-on of all transcoding card peak shifting.
Further, the central processing unit configures the level of the main chip according to the bus address, and when the level signal of the main chip and the status signal of the register of the editable logic chip are simultaneously valid, the second-class voltage conversion module supplies power to the service module of the main chip, and the current video transcoding card is powered on, and the method further comprises the following steps:
transmitting an enabling signal to the video transcoding card through the central processing unit, and configuring GPIO (general purpose input/output) communicated with the editable logic chip to be low level through the video transcoding card firmware;
and after the editable logic chip monitors that the GPIO is in a low level, performing AND operation with a state signal of an internal register of the main chip, and supplying power to the storage module through the third voltage conversion module and the fourth voltage conversion module when the logic chip is effective at the same time.
Further, the method further comprises the steps of driving the main network card to complete integral initialization after the current video transcoding card is powered on, and then circularly executing the step of powering on to complete peak shifting and powering on of all the transcoding cards.
The effects provided in the summary of the invention are merely effects of embodiments, not all effects of the invention, and one of the above technical solutions has the following advantages or beneficial effects:
the invention provides a system and a method for power-on of video transcoding cards in a peak-shifting manner, wherein the system comprises a server main board and a plurality of video transcoding cards; the server main board comprises a central processing unit and a voltage conversion module; the video transcoding card comprises a main chip, an editable logic chip and a voltage conversion module; the server main board is respectively connected with a plurality of video transcoding cards through PCIe interfaces; when the server main board is electrified, the central processing unit is in handshake communication with the main chip, a bus address is allocated for the video transcoding card, and the main chip is powered by the first type voltage conversion module; when the server enters the operating system, the central processing unit configures the level of the main chip according to the bus address, and when the level signal of the main chip and the state signal of the register of the editable logic chip are simultaneously effective, the service module of the main chip is powered by the second-type voltage conversion module, so that the current video transcoding card is powered up until all video transcoding cards are powered up, and the off-peak power up is completed. Based on a video transcoding card peak-shifting power-on system, a video transcoding card peak-shifting power-on method is also provided.
According to the technical scheme disclosed by the invention, the original multi-module is powered on simultaneously, so that the basic module of the transcoding card is powered on when the server is powered on, and after the transcoding card enters the server system, the service module of the transcoding card is powered on again, so that the transient current when the server is started is reduced.
According to the technical scheme disclosed by the invention, after the video transcoding cards enter the server system, the video transcoding cards are electrified in sequence and complete the integral initialization of the SOC chip, so that the transient current of the server is further reduced while the service operation of the video transcoding cards is not influenced.
Drawings
FIG. 1 is a diagram showing a power supply structure of a server matched with a video transcoding card in the prior art;
fig. 2 is a schematic diagram illustrating connection between a video transcoding card and a server motherboard in a system for power-on with peak shifting of the video transcoding card according to embodiment 1 of the present invention;
fig. 3 is a system architecture diagram of a single Zhang Shipin transcoding card in a video transcoding card peak-shifting and powering-up system according to embodiment 1 of the present invention;
fig. 4 is a flowchart of a method for video transcoding card peak-shifting power-up according to embodiment 2 of the present invention.
Detailed Description
In order to clearly illustrate the technical features of the present solution, the present invention will be described in detail below with reference to the following detailed description and the accompanying drawings. The following disclosure provides many different embodiments, or examples, for implementing different structures of the invention. In order to simplify the present disclosure, components and arrangements of specific examples are described below. Furthermore, the present invention may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed. It should be noted that the components illustrated in the figures are not necessarily drawn to scale. Descriptions of well-known components and processing techniques and processes are omitted so as to not unnecessarily obscure the present invention.
Example 1
The embodiment 1 of the invention provides a video transcoding card peak-shifting power-on system, which is used for solving the problems that a system cannot be started normally and even a system power module is damaged or burnt out due to excessive transient current when a high-performance server is matched with a plurality of video transcoding cards to power on.
Fig. 2 is a schematic diagram illustrating connection between a video transcoding card and a server motherboard in a system for power-on with peak shifting of the video transcoding card according to embodiment 1 of the present invention; the system comprises a main board and a plurality of video transcoding cards; each video transcoding card is inserted into a PCIe Slot of the server main board through a golden finger. The server main board comprises a central processing unit and a voltage conversion module, wherein the voltage conversion module is used for converting alternating current acquired from the power supply module into 12V direct current required by the video transcoding card. Each video transcoding card acquires a P12V power supply from the server main board and performs data interaction with the server main board through a PCIe link.
Fig. 3 is a system architecture diagram of a single Zhang Shipin transcoding card in a video transcoding card peak-shifting and powering-up system according to embodiment 1 of the present invention; the video transcoding card comprises a main chip, an editable logic chip and a voltage conversion module; the server main board is respectively connected with a plurality of video transcoding cards through PCIe interfaces; when the server main board is electrified, the central processing unit is in handshake communication with the main chip, a bus address is allocated for the video transcoding card, and the main chip is powered by the first type voltage conversion module; when the server enters the operating system, the central processing unit configures the level of the main chip according to the bus address, and when the level signal of the main chip and the state signal of the register of the editable logic chip are simultaneously effective, the service module of the main chip is powered by the second-type voltage conversion module, so that the current video transcoding card is powered up until all video transcoding cards are powered up, and the off-peak power up is completed.
The voltage conversion module comprises a first type voltage conversion module and a second type voltage conversion module; the first voltage conversion module is used for converting 12V direct current into voltage required by a physical core of the main chip; the second type of voltage conversion module is used for converting the 12V direct current into the voltage required by the business module of the main chip.
The first type of voltage conversion module comprises a first voltage conversion module and a second voltage conversion module; the second-type voltage conversion module comprises a third voltage conversion module and a fourth voltage conversion module; the first voltage conversion module is used for converting 12V direct current into 0.8V direct current; the second voltage conversion module is used for converting 12V direct current into 1.8V direct current; the third voltage conversion module is used for converting 12V direct current into 0.9V direct current; the fourth voltage conversion module is used for converting 12V direct current into 1.1V direct current;
the service module adopts a storage module; the service module is respectively in communication connection with the fourth voltage conversion module and the main chip.
The main chip is in communication connection with the central processing unit through PCIe signals; the main chip is in communication connection with the editable logic chip through GPIO signals and I2C signals; the main chip is also connected with the storage module; the editable logic chip is also connected with the third voltage conversion module and the fourth voltage conversion module through power supply enabling signals respectively.
In fig. 3, the main chip SOC in the video transcoding card requires three power rails P0V8, P0V9, and P1V8, where P0V8 and P1V8 belong to the first power rail and P0V9 belongs to the second power rail. The SOC requires that the first power rail is powered up first and the second power rail is powered up later, and has no requirement on the time interval between the first power rail and the second power rail. Each power rail supplies power to different functional modules in the SOC, wherein P0V8 and P1V8 supply power to basic modules such as PCIe PHY and DDR PHY of the SOC chip, and are used for PCIe handshake and data interaction of the SOC chip and the CPU, and P0V9 is a power supply required by the video transcoding card when executing actual business operation;
the DRAM particles cooperate with the SOC chip to perform business operation, two power rails P1V8 and P1V1 are needed, the electrification of P1V8 is required to be earlier than that of P1V1, and the electrification time interval is not required.
When the server main board is electrified, the central processing unit is in handshake communication with the main chip, a bus address is allocated for the video transcoding card, and the main chip is powered by the first type voltage conversion module; when the server enters the operating system, the central processing unit configures the level of the main chip according to the bus address, and when the level signal of the main chip and the state signal of the register of the editable logic chip are simultaneously effective, the service module of the main chip is powered by the second-type voltage conversion module, so that the current video transcoding card is powered up until all video transcoding cards are powered up, and the off-peak power up is completed.
When the server main board is electrified, VR in the main board acquires alternating current input from PSU and outputs P12V to each video transcoding card, P0V8 and P1V8 power sources are transferred out through VR0 and VR1 in the transcoding cards and are supplied to the SOC chip, further, the SOC chip in each transcoding card and the CPU of the server main board complete PCIe handshake, PCIe Status registers in the SOC are arranged, and then each video transcoding card enters a standby mode;
when each transcoding card SOC chip performs PCIe handshake with a main board CPU, unique PCIe Bus numbers (P0-P7) are allocated, and the Bus numbers are related to PCIe Slot positions of the transcoding cards. In the present example, video transcoding card 0 corresponds to PCIe Bus Number P, video transcoding card 1 corresponds to PCIe Bus Number P, and so on.
After the server enters the OS system, according to the PCIe Bus Number sequence, namely, a CPU firstly drives an SOC chip Post of the video transcoding card 0 and ZSP FW (namely, multimedia platform firmware) by a PCIe link, the SOC GPIO port is configured to output a low level through the ZSP FW, after the CPLD monitors that the GPIO is pulled down, the CPLD performs operation with the PCIe Status register state of the SOC, and when the CPLD is simultaneously valid, the CPLD pulls up a POWER_EN pin to control the VR2 and VR3 two POWER supply modules to output P0V9 and P1V1. So far, 4 power rails required by the video transcoding card 0 are all electrified to be completed, and the whole initialization is further completed by the drive configuration SOC.
The driving of the video transcoding card 1 to the video transcoding card 7, the loading of the ZSP FW and the integral initialization operation of the SOC are sequentially completed. Further, the server OS system sends instructions to each transcoding card and performs specific business operations.
The invention saves the space of the server PCB without Efuse chips, and reduces the overall cost of the server system.
According to the technical scheme disclosed by the invention, the original multi-module is powered on simultaneously, so that the basic module of the transcoding card is powered on when the server is powered on, and after the transcoding card enters the server system, the service module of the transcoding card is powered on again, so that the transient current when the server is started is reduced.
According to the technical scheme disclosed by the invention, after the video transcoding cards enter the server system, the video transcoding cards are electrified in sequence and complete the integral initialization of the SOC chip, so that the transient current of the server is further reduced while the service operation of the video transcoding cards is not influenced.
Example 2
Based on the system for video transcoding card peak-shifting power-up provided in the embodiment 1 of the present invention, the embodiment 2 of the present invention further provides a method for video transcoding card peak-shifting power-up. Fig. 4 is a flowchart of a method for video transcoding card peak-shifting power-up according to embodiment 2 of the present invention.
In step S401, the server is turned on;
in step S402, the voltage conversion module of the server motherboard converts the ac power obtained from the power supply module into the 12V dc power required by the video transcoding card, and the video transcoding card obtains the P12V power from the server motherboard.
In step S403, the first voltage conversion chip and the second voltage conversion chip in the video transcoding card transfer P0V8 and P1V8 power to the SOC chip.
In step S404, the SOC chip in the video transcoding card completes PCIe handshake with the server motherboard CPU, and locates PCIe Status registers inside the SOC, after which the video transcoding card enters standby mode. When each transcoding card SOC chip performs PCIe handshake with a main board CPU, unique PCIe Bus numbers (P0-P7) are allocated, and the Bus numbers are related to PCIe Slot positions of the transcoding cards. In the present example, video transcoding card 0 corresponds to PCIe Bus Number P, video transcoding card 1 corresponds to PCIe Bus Number P, and so on.
In step S405, the server enters an operating system.
In step S406, the CPU first drives the SOC chip Post of the video transcoding card 0 and the ZSP FW, i.e. the multimedia platform firmware, by PCIe link in accordance with PCIe Bus Number order.
In step S407, the SOC GPIO port is configured to output a low level through ZSP FW, and after the CPLD monitors that the GPIO is pulled low, the CPLD performs and operation with the PCIe Status register state of the SOC.
In step S408, the CPLD pulls the power_en pin high when both are active at the same time.
In step S409, the two power supply modules VR2 and VR3 are controlled to output P0V9 and P1V1. To this end, the 4 power rails required for video transcoding card 0 are all powered up.
In step S410, the overall initialization is completed by the drive configuration SOC.
In step S411, it is determined whether the number of video decoding cards that are powered on has been completed, if the number of video decoding cards is less than the total number, step S412 is performed, otherwise step S413 is performed.
In step S412, the next video decoding card is executed to power up.
In step S413, the server operating system delivers the executive business operation to the individual video transcoding cards.
The system and the method for video transcoding card peak shifting and power-up can be used in other concentrated power supply high-density server application occasions.
It is noted that relational terms such as first and second, and the like are used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Moreover, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements is inherent to. Without further limitation, an element defined by the phrase "comprising one … …" does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises the element. In addition, the parts of the above technical solutions provided in the embodiments of the present application, which are consistent with the implementation principles of the corresponding technical solutions in the prior art, are not described in detail, so that redundant descriptions are avoided.
While the specific embodiments of the present invention have been described above with reference to the drawings, the scope of the present invention is not limited thereto. Other modifications and variations to the present invention will be apparent to those of skill in the art upon review of the foregoing description. It is not necessary here nor is it exhaustive of all embodiments. On the basis of the technical scheme of the invention, various modifications or variations which can be made by the person skilled in the art without the need of creative efforts are still within the protection scope of the invention.
Claims (7)
1. The system for off-peak power-on of the video transcoding card is characterized by comprising a server main board and a plurality of video transcoding cards; the server main board comprises a central processing unit and a voltage conversion module; the video transcoding card comprises a main chip, an editable logic chip and a voltage conversion module; the server main board is respectively connected with a plurality of video transcoding cards through PCIe interfaces;
when the server main board is electrified, the central processing unit is in handshake communication with the main chip, distributes bus addresses for the video transcoding card, and supplies power for the physical cores of the main chip through the first type voltage conversion modules respectively; when the server enters an operating system, the central processing unit configures the level of the main chip according to the bus address, and when the level signal of the main chip and the state signal of the register of the editable logic chip are simultaneously valid, the service module of the main chip is powered by the second type voltage conversion module, so that the current video transcoding card is powered up until all video transcoding cards are powered up, and the peak staggering power up is completed;
the voltage conversion module is used for converting the alternating current acquired from the power supply module into 12V direct current required by the video transcoding card;
the voltage conversion module comprises a first type voltage conversion module and a second type voltage conversion module; the first-type voltage conversion module is used for converting 12V direct current into voltage required by a physical core of the main chip; the second-type voltage conversion module is used for converting 12V direct current into voltage required by a service module of the main chip;
when the server enters the operating system, the central processing unit configures the level of the main chip according to the bus address, and supplies power to the storage module of the main chip through the second type voltage conversion module when the level signal of the main chip and the register state signal of the editable logic chip are simultaneously valid, so as to achieve the specific power-on-peak-staggering power-on steps: the central processing unit sends out an enabling signal for the video transcoding card, and configures GPIO (general purpose input/output) communicated with the editable logic chip to be in a low level through video transcoding card firmware; and after the editable logic chip monitors that the GPIO is in a low level, performing AND operation with a state signal of an internal register of the main chip, and supplying power to the storage module through the third voltage conversion module and the fourth voltage conversion module when the logic chip is effective at the same time.
2. The video transcoding card peak-shifting power-up system of claim 1, wherein said first type of voltage conversion module comprises a first voltage conversion module and a second voltage conversion module; the second-type voltage conversion module comprises a third voltage conversion module and a fourth voltage conversion module;
the first voltage conversion module is used for converting 12V direct current into 0.8V direct current;
the second voltage conversion module is used for converting 12V direct current into 1.8V direct current;
the third voltage conversion module is used for converting 12V direct current into 0.9V direct current;
the fourth voltage conversion module is used for converting 12V direct current into 1.1V direct current.
3. The system for off-peak power-up of a video transcoding card of claim 2, wherein said service module employs a memory module; and the service module is respectively in communication connection with the fourth voltage conversion module and the main chip.
4. A video transcoding card peak shifting and powering up system as set forth in claim 3, wherein said main chip is communicatively coupled to said central processing unit by PCIe signals; the main chip is in communication connection with the editable logic chip through GPIO signals and I2C signals; the main chip is also connected with the storage module; the editable logic chip is also connected with the third voltage conversion module and the fourth voltage conversion module through power supply enabling signals respectively.
5. A method for video transcoding card off-peak power-up, implemented based on the system for video transcoding card off-peak power-up according to any one of claims 1 to 4, the method comprising:
when the server main board is electrified, the central processing unit is in handshake communication with the main chip, a bus address is allocated to the video transcoding card, and the first voltage conversion module supplies power for the physical core of the main chip;
when the server enters an operating system, the central processing unit configures the level of the main chip according to the bus address, and when the level signal of the main chip and the state signal of the register of the editable logic chip are simultaneously valid, the second-type voltage conversion module supplies power for the service module of the main chip to finish the current video transcoding card power-on;
and circularly executing to finish the power-on of all transcoding card peak shifting.
6. The method for off-peak power up of a video transcoding card of claim 5, wherein said central processing unit configures the level of the main chip according to the bus address, and when the level signal of the main chip and the status signal of the register of the editable logic chip are simultaneously active, the second type voltage conversion module supplies power to the service module of the main chip, and completing the power up of the current video transcoding card further comprises:
transmitting an enabling signal to the video transcoding card through the central processing unit, and configuring GPIO (general purpose input/output) communicated with the editable logic chip to be low level through the video transcoding card firmware;
and after the editable logic chip monitors that the GPIO is in a low level, performing AND operation with a state signal of an internal register of the main chip, and supplying power to the storage module through the third voltage conversion module and the fourth voltage conversion module when the logic chip is effective at the same time.
7. The method for off-peak power-up of a video transcoding card of claim 5, further comprising driving the host network card to complete overall initialization after the current video transcoding card is powered up, and then performing power-up steps in a cyclic manner to complete off-peak power-up of all the transcoding cards.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111000293.XA CN113923457B (en) | 2021-08-27 | 2021-08-27 | System and method for video transcoding card peak staggering power-on |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111000293.XA CN113923457B (en) | 2021-08-27 | 2021-08-27 | System and method for video transcoding card peak staggering power-on |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113923457A CN113923457A (en) | 2022-01-11 |
| CN113923457B true CN113923457B (en) | 2023-07-14 |
Family
ID=79233413
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202111000293.XA Active CN113923457B (en) | 2021-08-27 | 2021-08-27 | System and method for video transcoding card peak staggering power-on |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113923457B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106201758A (en) * | 2016-07-15 | 2016-12-07 | 浪潮电子信息产业股份有限公司 | The method and device that a kind of server node hard disk powers on |
| CN209690871U (en) * | 2019-01-10 | 2019-11-26 | 中国长城科技集团股份有限公司 | A kind of off-peak electrification system and device |
| CN110708172A (en) * | 2019-09-29 | 2020-01-17 | 杭州迪普科技股份有限公司 | Chip power-on sequence control method and device and electronic equipment |
| CN111736792A (en) * | 2019-03-25 | 2020-10-02 | 西安诺瓦电子科技有限公司 | Programmable logic device, control method and control system thereof and video processor |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI460580B (en) * | 2011-11-18 | 2014-11-11 | Inventec Corp | A power supply apparatus of computer system and a method for controlling power sequence thereof |
-
2021
- 2021-08-27 CN CN202111000293.XA patent/CN113923457B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106201758A (en) * | 2016-07-15 | 2016-12-07 | 浪潮电子信息产业股份有限公司 | The method and device that a kind of server node hard disk powers on |
| CN209690871U (en) * | 2019-01-10 | 2019-11-26 | 中国长城科技集团股份有限公司 | A kind of off-peak electrification system and device |
| CN111736792A (en) * | 2019-03-25 | 2020-10-02 | 西安诺瓦电子科技有限公司 | Programmable logic device, control method and control system thereof and video processor |
| CN110708172A (en) * | 2019-09-29 | 2020-01-17 | 杭州迪普科技股份有限公司 | Chip power-on sequence control method and device and electronic equipment |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113923457A (en) | 2022-01-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9965442B2 (en) | Node card management in a modular and large scalable server system | |
| CN108415331B (en) | AI deep learning board card and power supply method thereof | |
| CN107577628B (en) | Adapter card supporting OCPA standard interface and adapter method | |
| US11392530B2 (en) | Adapter cards for discrete graphics card slots | |
| US8897030B2 (en) | Expansion apparatus with serial advanced technology attachment dual in-line memory module device | |
| CN101963824A (en) | Rack-mount computer | |
| CN111338996A (en) | Composite bus controller supporting multiple protocols | |
| CN106502363A (en) | A kind of electric power system of multi-node server system | |
| CN210442800U (en) | Port expanding device | |
| US11349965B1 (en) | Self-describing cable | |
| CN113923457B (en) | System and method for video transcoding card peak staggering power-on | |
| CN108762456A (en) | A kind of rack-mount server construction for electricity and its implementation | |
| CN112000545A (en) | Graphics processor board card and graphics processor management method | |
| CN112069121A (en) | MCU control GPU server Switch board system and control method | |
| US11409686B1 (en) | Systems and methods for floating paddle card enablement | |
| CN208224988U (en) | A kind of server input and output I O board card | |
| US7085939B2 (en) | Method and apparatus for supplying power to a bus-controlled component of a computer | |
| US7454630B1 (en) | System and method for interconnecting downstream USB ports using limited power during unconfigured state | |
| CN220553103U (en) | Multi-board power-down circuit and testing machine | |
| CN111858453A (en) | GPU board | |
| CN104914970A (en) | Powering-on and powering-off device and method for PCIE slots and main board | |
| CN216310777U (en) | Depth computation processor board card and interconnection system for depth computation processor board cards | |
| US20130120924A1 (en) | Power supply system for memory modules and adapter board thereof | |
| CN116148644B (en) | Test circuit, chip, test system and test method | |
| US11509751B2 (en) | Self-describing system using single-source/multi-destination cable |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |