CN113885968B - Adaptive digital-analog mixed starting mode setting system and method - Google Patents
Adaptive digital-analog mixed starting mode setting system and method Download PDFInfo
- Publication number
- CN113885968B CN113885968B CN202111479490.4A CN202111479490A CN113885968B CN 113885968 B CN113885968 B CN 113885968B CN 202111479490 A CN202111479490 A CN 202111479490A CN 113885968 B CN113885968 B CN 113885968B
- Authority
- CN
- China
- Prior art keywords
- analog
- digital
- mode
- input
- starting mode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/445—Program loading or initiating
- G06F9/44505—Configuring for program initiating, e.g. using registry, configuration files
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
A self-adaptive digital-analog mixed starting mode setting system comprises a digital starting mode capturer, an analog starting mode capturer, a digital-analog starting mode detector, a data selector, an analog-digital converter and an input selection module, wherein the digital starting mode capturer captures and locks configuration information of a starting mode from a digital input pin; the analog starting mode capturer analyzes and processes the sampling result of the analog signal and acquires the configuration information of the starting mode; the digital-analog starting mode detector is used for detecting an input pin of the processor and judging a starting mode adopted by the current system; the data selector is used for selecting the configuration information of the starting mode according to the detection result of the digital-analog starting mode detector; the analog-digital converter is used for measuring an input analog signal; the input selection module is used for configuring the starting mode of the input.
Description
Technical Field
The invention relates to the technical field of integrated circuits, in particular to a high-reliability system on chip (SoC) and Microcontroller (MCU) adaptive digital-analog mixed starting mode setting system and method.
Background
During the system startup process, the processor mostly needs to determine the startup mode according to the startup mode configuration pin. For example, system firmware is imported from a storage device of an eMMC, USB, SATA interface to complete system boot by boot mode selection. With the increasing abundance of processor functions, a single processor needs to support more and more boot modes, and thus more input/output pins are needed to set the boot modes. To reduce the use of the start-up mode pin, a single or small number of analog signal inputs may be used, with the start-up mode being determined by different input voltage values.
The conventional start-up mode configuration is mainly divided into two types: 1) configuring a starting mode by adopting a group of digital input and output pins (DIO); 2) the start-up mode is configured by adjusting the amplitude of the input voltage, current signal using one or more analog signal pins (AIOs).
The starting mode is configured by adopting the DIO, and as one DIO can only mark 0 or 1 state, more DIOs are needed for configuring the starting mode for the processor with more starting modes, so that the expense of larger DIO resources is brought;
configuring the start-up mode using the AIO requires additional circuitry to generate analog signals such as voltage, current, etc. corresponding to the start-up mode, which increases the cost of the system and increases the power consumption of the system.
The configuration of the startup mode of the processor by simply adopting a digital signal or an analog signal has corresponding disadvantages in different scenes. For example, in a scenario where resources of an input/output pin are not stressed, if the start mode can only be set by analog signals, the system needs to add an additional analog signal generation circuit to generate configuration signals, which increases the cost of the system and increases the power consumption of the system; in a situation where one input/output pin is strained, the start-up mode configuration in which too many input/output pins are used to sample numbers may affect the practical application. What is needed is a configuration system and method that supports both digital and analog signal configuration start-up modes.
Disclosure of Invention
In order to solve the drawbacks of the prior art, an object of the present invention is to provide a system and a method for setting a start mode of adaptive digital-analog mixing, which simultaneously support the configuration of start modes of digital signals and analog signals, so that a processor user can flexibly select different start modes according to the requirements of actual application scenarios.
In order to achieve the above object, the present invention provides an adaptive digital-analog hybrid start mode setting system, which comprises a digital start mode acquirer, an analog start mode acquirer, a digital-analog start mode detector, a data selector, an analog-digital converter, and an input selection module, wherein,
the digital start mode capturer captures and locks the configuration information of the start mode from a digital input pin;
the analog starting mode capturer analyzes and processes the sampling result of the analog signal and acquires the configuration information of the starting mode;
the digital-analog starting mode detector is used for detecting an input pin of the processor and judging a starting mode adopted by the current system;
the data selector is used for selecting the configuration information of the starting mode according to the detection result of the digital-analog starting mode detector;
the analog-digital converter is used for measuring an input analog signal;
the input selection module is used for configuring the starting mode of the input.
Further, the analog starting mode capturer starts the analog-digital converter to measure an input analog signal, and analyzes and processes a sampling result of the analog-digital converter; and converting the measured voltage signal into configuration information of analog start according to the characteristics of a preset external analog signal generation circuit.
Further, the digital-analog starting mode detector judges that the input is a digital starting mode when detecting that the input voltage is less than VIL or greater than VIH; when the input voltage is detected to be in VIL and VIH, the input is judged to be in a simulation starting mode;
wherein VIL is a set minimum voltage threshold, and VIH is a set maximum voltage threshold.
Further, when the digital-analog start mode detector determines that the input is the analog start mode, the analog start mode acquirer starts the analog-digital converter to measure the input analog signal, and analyzes and processes the sampling result of the analog-digital converter.
Furthermore, the analog-digital converter measures an analog signal, converts the analog signal into a digital signal and outputs the digital signal; the lowest measurement precision is that the number of the pins for selecting the digital starting mode is added with one; if the requirement of the processor starting the mode selection pin is higher than the precision of the processor, the starting mode selection pin is grouped, and a plurality of analog-digital pins are measured.
In order to achieve the above object, the present invention further provides a method for setting a start-up mode of adaptive digital-analog mixing, comprising the steps of,
1) judging the input starting mode;
2) when the input starting mode is a digital starting mode, capturing and locking configuration information of the digital starting mode;
3) when the input starting mode is the simulation starting mode, the simulation signal is measured and analyzed,
generating configuration information of a simulation starting mode;
4) the configuration information for the digital or analog startup mode is selected for use by the processor.
Further, the step 1) further comprises the step of,
when the voltage of the input pin is detected to be smaller than VIL or larger than VIH, the input is judged to be in a digital starting mode; when the input voltage is detected to be in VIL and VIH, the input is judged to be in a simulation starting mode;
wherein VIL is a set minimum voltage threshold, and VIH is a set maximum voltage threshold.
Further, the step 3) further comprises,
and when the input starting mode is the analog starting mode, analyzing and processing the sampling result of the analog signal, and converting the measured voltage signal into the configuration information of the analog starting mode.
To achieve the above object, the present invention further provides a chip, which includes the above-mentioned adaptive digital-analog hybrid start-up mode setting system.
In order to achieve the above object, the present invention further provides an electronic device including the chip described above.
Compared with the prior art, the self-adaptive digital-analog mixed starting mode setting system and method provided by the invention have the following technical effects:
the configuration of the digital signal and the analog signal starting mode is supported at the same time, so that a processor user can flexibly select different starting modes according to the requirements of actual application scenes, the configuration mode of the digital signal can be used for application scenes which are not in short use of IO resources or are sensitive to power consumption so as to save the system cost and reduce the system power consumption, and the configuration mode of the analog signal can be used for saving input and output pins selected to be used by the starting modes for the scenes which are in short use of the IO resources; output pin resources, system cost, and power consumption may be balanced according to the requirements of the application scenario.
Additional features and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention.
Drawings
The accompanying drawings are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention and not to limit the invention. In the drawings:
FIG. 1 is a schematic diagram of a system for setting a start mode of adaptive digital-analog mixing according to the present invention;
FIG. 2 is a schematic diagram of a voltage conversion curve of an input/output pin according to the present invention;
FIG. 3 is a schematic diagram of a system for selecting a digital start mode according to the present invention;
FIG. 4 is a schematic diagram of a system for selecting an analog signal enable mode according to the present invention;
fig. 5 is a flowchart of a start-up mode setting method of adaptive digital-analog mixing according to the present invention.
Detailed Description
The preferred embodiments of the present invention will be described in conjunction with the accompanying drawings, and it will be understood that they are described herein for the purpose of illustration and explanation and not limitation.
The adaptive digital-analog mixed starting mode setting system and method capture the starting mode by capturing the starting mode from a digital input pin or measuring an input analog signal, and carry out configuration mode according to the captured starting mode. Configuration information for the boot mode is captured and latched for use by the processor.
Example 1
Fig. 1 is a schematic diagram of a start-up mode setting system of adaptive digital-analog mixing according to the present invention, and as shown in fig. 1, the start-up mode setting system of adaptive digital-analog mixing of the present invention includes a digital start-up mode acquirer 10, an analog start-up mode acquirer 20, a digital-analog start-up mode detector 30, a data selector (AUX) 40, an analog-to-digital converter (ADC)50, and an input selection module 60, wherein,
a digital boot pattern capturer 10, which captures boot pattern configuration information (DBM [0] -DBM [ N ]) from digital input pins (IO _0 to IO _ N) at a specific time when the processor is booted (typically after the initial power-up of the processor is completed), and latches the captured N +1 bit boot pattern configuration information (DBM [ N:0]) for use by the processor.
An analog start mode acquirer 20, which starts the analog-to-digital converter 50 to measure the analog signal input by IO _0 at the processor start stage, and analyzes and processes the sampling result of the analog-to-digital converter 50; the measured voltage signal is converted to corresponding configuration information (ABM [ N:0]) for use by the processor in accordance with characteristics of a predetermined external analog signal generating circuit.
In the embodiment of the present invention, the analog start pattern capturer 20 converts the measured voltage signal into corresponding start patterns, which are mapped to different voltage intervals.
And a digital-to-analog start mode detector 30 for determining whether the current system adopts the analog start mode or the digital start mode by monitoring the voltage amplitude range of the IO _0 input.
In the embodiment of the present invention, the voltage conversion curve of the input/output pin is as shown in fig. 2, when the input voltage is less than the input low threshold Voltage (VIL), the digital logic determines that the current input is a logic "0" level; when the input voltage is higher than the input high threshold Voltage (VIH), the digital logic judges that the current input is a logic '1' level; when the IO operates in the digital input mode, the input voltage must be lower than VIL or higher than VIH.
In the embodiment of the invention, due to the specific operating characteristics of IO, when the ADC detects that the input voltage on IO _0 is less than VIL or greater than VIH, it indicates that the current start adopts the digital start mode, otherwise, it is the analog start mode.
And a data selector 40 for providing the configuration information (BM [ N:0]) captured by the digital start-up pattern capturer 10 or the analog start-up pattern capturer 20 to the processor according to the result of the detection by the digital-to-analog start-up pattern detector 30.
And an analog-to-digital converter (ADC)50, which receives an instruction from the analog start-up pattern capturer 20 to measure an analog signal input by IO _0, and sends a sampling result to the analog start-up pattern capturer 20.
In the embodiment of the present invention, the analog-to-digital converter 50 measures an analog signal, converts the analog signal into a digital signal, and outputs the digital signal; the minimum requirement for measurement accuracy is to increase the number of digital enable mode select pins by one. For example, the processor needs 8 digital start mode selection pins and needs an ADC with an accuracy of more than 9 bits; if the requirement of the processor starting mode selection pins is higher than the precision of the ADC, the starting mode selection pins need to be grouped, and the ADC is used for measuring a plurality of analog-digital pins.
An input selection module 60 for enabling a selected configuration of the modes.
In the embodiment of the invention, under the condition that the pin resources of the processor are sufficient, a plurality of dial switches are used as a digital starting mode; when the resource of the processor pin is in shortage, the digital-to-analog converter is adopted to match with the dial switch as an analog signal starting mode.
Example 2
Fig. 3 is a schematic diagram of a system for selecting a digital start mode according to the present invention, and as shown in fig. 3, the system for selecting a digital start mode according to the present invention has a structure substantially the same as that of embodiment 1, except that the input selection module 60 is composed of four dip switches S0, S1, S2, S3, and the processor supports different start modes in 16 by using four dip switches S0, S1, S2, S3 as a digital start mode selection configuration; the structure is suitable for the scenes that the resources of the pins of the processor are sufficient, and the cost and the power consumption are sensitive.
In the embodiment of the invention, the dial switch can short-circuit the input of IO _0, IO _1, IO _2 and IO _3 of the processor to a system power supply or a ground terminal; since the voltages of IO _0, IO _1, IO _2, and IO _3 are only in a state smaller than VIL or larger than VIH, the digital-analog start mode detector 30 determines that the current mode is the digital start mode; the input states of IO _0-IO _3 captured by digital boot pattern capturer 10 are selected as the boot pattern of the processor.
Example 3
Fig. 4 is a schematic diagram of a system for selecting an analog signal start mode according to the present invention, and as shown in fig. 4, the system for selecting an analog signal start mode according to the present invention has a structure substantially the same as that of embodiment 1, except that the input selection module 60 adopts a relatively low-cost resistor voltage division network as a digital-to-analog converter, changes the input voltage value through different states of S0, S1, S2 and S3, and can adopt a digital-to-analog converter (DAC) to generate a start mode configuration voltage for a scenario with a large number of start mode selection pins.
In the embodiment of the invention, the amplitude of VIL is set to VCC x 0.2, the amplitude of VIH is set to VCC x 0.8, and 8-bit precision ADC is used.
In the embodiment of the invention, different states of S0, S1, S2 and S3 are characterized by different partial pressure ratios. Typical sampling values of the ADC calculated from the circuit configuration are as follows. Because the nominal value of the resistor has an error with the actual value, the voltage value corresponding to each started mode is mapped to a voltage range;
in the embodiment of the present invention, since the voltage value output by the voltage dividing network is limited to be between VIL and VIH, the digital-analog start mode detector 30 can determine that the current mode is in the analog start mode according to the values measured in different modes.
Example 4
Fig. 5 is a flowchart of a start-up mode setting method of adaptive digital-analog mixing according to the present invention, and the start-up mode setting method of adaptive digital-analog mixing according to the present invention will be described in detail with reference to fig. 5.
First, in step 501, the digital-to-analog start mode detector 30 determines whether the current input is the digital start mode or the analog start mode, and transmits the determination result to the data selector 40.
In the embodiment of the present invention, if the digital-analog start mode detector 30 determines that the voltage at the processor pin IO _0 is smaller than VIL or larger than VIH, the digital-analog start mode detector 30 regards that the current is the digital start mode; if digital-to-analog enable mode detector 30 determines that the voltage at processor pin IO _0 is between VIL and VIH, digital-to-analog enable mode detector 30 considers that an analog enable mode is currently active.
At step 502, the digital startup mode capturer captures and locks the configuration information for the startup mode.
In the embodiment of the present invention, when the digital start mode detector 30 considers that the digital start mode is currently the digital start mode, the digital start mode capture device 10 captures and locks the configuration information of the start mode from the digital input pins (IO _0 to IO _ N) and sends the configuration information to the data selector 40.
In step 503, the analog signal is measured and analyzed to generate configuration information of the startup mode.
In the embodiment of the present invention, when the digital-analog start mode detector 30 determines that the current mode is the analog start mode, the analog start mode acquirer 20 starts the analog-digital converter 50 to measure the analog signal input by IO _0, and analyzes and processes the sampling result of the analog-digital converter 50; the measured voltage signal is converted into configuration information of the start mode according to the characteristics of the preset external analog signal generating circuit and transmitted to the data selector 40.
At step 504, configuration information for the boot mode is selected for use by the processor
Example 5
The invention also provides a chip which comprises the self-adaptive digital-analog mixed starting mode setting system and can flexibly select a digital signal or a digital starting mode according to the requirements of actual application scenes.
Example 6
In an embodiment of the present invention, there is also provided an electronic device including the chip in embodiment 5.
Those of ordinary skill in the art will understand that: although the present invention has been described in detail with reference to the foregoing embodiments, it will be apparent to those skilled in the art that changes may be made in the embodiments and/or equivalents thereof without departing from the spirit and scope of the invention. Any modification, equivalent replacement, or improvement made within the spirit and principle of the present invention should be included in the protection scope of the present invention.
Claims (10)
1. An adaptive digital-analog hybrid start-up mode setting system, comprising a digital start-up mode acquirer, an analog start-up mode acquirer, a digital-analog start-up mode detector, a data selector, an analog-to-digital converter, and an input selection module, wherein,
the digital start mode capturer captures and locks the configuration information of the start mode from a digital input pin;
the analog starting mode capturer analyzes and processes the sampling result of the analog signal and acquires the configuration information of the starting mode;
the digital-analog starting mode detector is used for detecting an input pin of the processor and judging a starting mode adopted by the current system;
the data selector is used for selecting the configuration information of the starting mode according to the detection result of the digital-analog starting mode detector;
the analog-digital converter is used for measuring an input analog signal;
the input selection module is used for configuring the starting mode of the input.
2. The adaptive digital-analog hybrid start-up mode setting system according to claim 1, wherein the analog start-up mode capturer starts up the analog-digital converter to measure the input analog signal and analyze the result sampled by the analog-digital converter; and converting the measured voltage signal into configuration information of analog start according to the characteristics of a preset external analog signal generation circuit.
3. The adaptive digital-analog hybrid start-up mode setting system of claim 1, wherein the digital-analog start-up mode detector determines that the input is a digital start-up mode when detecting that the input voltage is less than VIL or greater than VIH; when the input voltage is detected to be in VIL and VIH, the input is judged to be in a simulation starting mode;
wherein VIL is a set minimum voltage threshold, and VIH is a set maximum voltage threshold.
4. The adaptive digital-to-analog hybrid start-up mode setting system of claim 1,
and the analog starting mode capturer starts the analog-digital converter to measure and starts the analog-digital converter to measure the input analog signal when the digital-analog starting mode detector judges that the input is the analog starting mode, and analyzes and processes the sampling result of the analog-digital converter.
5. The adaptive digital-to-analog hybrid start-up mode setting system of claim 1, wherein the analog-to-digital converter measures an analog signal, converts the analog signal to a digital signal and outputs the digital signal; the lowest measurement precision is that the number of the pins for selecting the digital starting mode is added with one; if the requirement of the processor starting the mode selection pin is higher than the precision of the processor, the starting mode selection pin is grouped, and a plurality of analog-digital pins are measured.
6. A method for setting a start-up mode of an adaptive digital-analog hybrid, using the start-up mode setting system of the adaptive digital-analog hybrid of any one of claims 1 to 5, comprising the steps of,
1) judging the input starting mode;
2) when the input starting mode is a digital starting mode, capturing and locking configuration information of the digital starting mode;
3) when the input starting mode is the simulation starting mode, the simulation signal is measured and analyzed,
generating configuration information of a simulation starting mode;
4) the configuration information for the digital or analog startup mode is selected for use by the processor.
7. The adaptive digital-analog hybrid start-up mode setting method according to claim 6, wherein the step 1), further comprises,
when the voltage of the input pin is detected to be smaller than VIL or larger than VIH, the input is judged to be in a digital starting mode; when the input voltage is detected to be in VIL and VIH, the input is judged to be in a simulation starting mode;
wherein VIL is a set minimum voltage threshold, and VIH is a set maximum voltage threshold.
8. The adaptive digital-analog hybrid start-up mode setting method according to claim 6, wherein said step 3), further comprises,
and when the input starting mode is the analog starting mode, analyzing and processing the sampling result of the analog signal, and converting the measured voltage signal into the configuration information of the analog starting mode.
9. A chip, characterized in that it comprises an adaptive digital-to-analog hybrid start-up mode setting system according to any one of claims 1 to 5.
10. An electronic device, characterized in that it comprises a chip according to claim 9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111479490.4A CN113885968B (en) | 2021-12-07 | 2021-12-07 | Adaptive digital-analog mixed starting mode setting system and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111479490.4A CN113885968B (en) | 2021-12-07 | 2021-12-07 | Adaptive digital-analog mixed starting mode setting system and method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113885968A CN113885968A (en) | 2022-01-04 |
| CN113885968B true CN113885968B (en) | 2022-03-01 |
Family
ID=79015695
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202111479490.4A Active CN113885968B (en) | 2021-12-07 | 2021-12-07 | Adaptive digital-analog mixed starting mode setting system and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113885968B (en) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102931916A (en) * | 2012-11-15 | 2013-02-13 | 清华大学 | Analog-digital mixed temperature compensation crystal oscillating circuit |
| CN103916915A (en) * | 2014-04-10 | 2014-07-09 | 泉州旭辉电子有限公司 | Method for designing analog-digital self-adaption switching wireless communication system |
| CN112433895A (en) * | 2020-11-02 | 2021-03-02 | 广州粒子微电子有限公司 | Chip starting mode control method and control circuit |
-
2021
- 2021-12-07 CN CN202111479490.4A patent/CN113885968B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102931916A (en) * | 2012-11-15 | 2013-02-13 | 清华大学 | Analog-digital mixed temperature compensation crystal oscillating circuit |
| CN103916915A (en) * | 2014-04-10 | 2014-07-09 | 泉州旭辉电子有限公司 | Method for designing analog-digital self-adaption switching wireless communication system |
| CN112433895A (en) * | 2020-11-02 | 2021-03-02 | 广州粒子微电子有限公司 | Chip starting mode control method and control circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113885968A (en) | 2022-01-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6456102B1 (en) | External test ancillary device to be used for testing semiconductor device, and method of testing semiconductor device using the device | |
| EP0852849B1 (en) | Method of testing an analog-to-digital converter | |
| US7724014B2 (en) | On-chip servo loop integrated circuit system test circuitry and method | |
| CN114280454B (en) | Chip testing method and device, chip testing machine and storage medium | |
| CN109298657A (en) | A method of time varying signal power detection and automatic growth control based on FPGA | |
| CN110401444B (en) | Metastable state detection elimination circuit of asynchronous clock ADC circuit | |
| CN113885968B (en) | Adaptive digital-analog mixed starting mode setting system and method | |
| CN115051709B (en) | On-chip self-testing system and method of ADC-DAC combination | |
| CN110286257A (en) | Electric current detecting method and device, electronic equipment and computer readable storage medium | |
| CN108449558B (en) | DSP-based CCD circuit driving method | |
| US9645195B2 (en) | System for testing integrated circuit | |
| CN111025132B (en) | System chip, built-in self-test circuit and self-test method thereof | |
| JP2001345699A (en) | Testing circuit of analog-to-digital converter and its testing method | |
| CN111030691B (en) | Reliability verification method and system based on analog-to-digital converter | |
| CN211453929U (en) | Parameter detection circuit | |
| CN116244701A (en) | System and method for configuring digital-analog heterogeneous redundancy starting mode | |
| CN114257301B (en) | Method for improving optical signal loss debugging precision of optical module | |
| US20060048041A1 (en) | Method for measuring a delay time of a digital circuit and corresponding device and digital circuit | |
| CN117665686B (en) | ATE (automatic test equipment) equipment-based dynamic load calibration method and system, equipment and medium | |
| US12013431B2 (en) | Method and testing apparatus related to wafer testing | |
| US20240223202A1 (en) | Method for calibrating analog-to-digital converter | |
| JP3776731B2 (en) | A / D converter, A / D converter measurement system, and semiconductor device | |
| CN116908593A (en) | Device testing method aiming at environmental factor influence based on D/A module | |
| CN118311415A (en) | Chip testing method, device, equipment and medium based on super-computing chip | |
| CN115001493A (en) | Digital signal detection method and device and readable storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |