CN113868033A - Server debugging method - Google Patents

Server debugging method Download PDF

Info

Publication number
CN113868033A
CN113868033A CN202110981470.0A CN202110981470A CN113868033A CN 113868033 A CN113868033 A CN 113868033A CN 202110981470 A CN202110981470 A CN 202110981470A CN 113868033 A CN113868033 A CN 113868033A
Authority
CN
China
Prior art keywords
debug
debug command
command
mainboard
server
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202110981470.0A
Other languages
Chinese (zh)
Other versions
CN113868033B (en
Inventor
崔亮
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou Inspur Intelligent Technology Co Ltd
Original Assignee
Suzhou Inspur Intelligent Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou Inspur Intelligent Technology Co Ltd filed Critical Suzhou Inspur Intelligent Technology Co Ltd
Priority to CN202110981470.0A priority Critical patent/CN113868033B/en
Publication of CN113868033A publication Critical patent/CN113868033A/en
Application granted granted Critical
Publication of CN113868033B publication Critical patent/CN113868033B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)

Abstract

The application discloses a server debugging method, which comprises the following steps: the BMC receives a Debug command; determining a corresponding main board according to the Debug command; wherein, the number of the main boards is multiple; the Debug command is sent to the mainboard through the multiple USB links, so that the mainboard can Debug according to the Debug command; the BMC is connected with the multiple USB links through PCIe devices. The corresponding mainboard is determined through the received debug command, and then the debug command is sent to the corresponding mainboard through the multi-path USB link, so that debugging can be conveniently carried out, wherein the multi-path USB link can be adopted to realize that one BMC carries out remote debug on a plurality of mainboards, the efficiency of the server debug is improved, the application range of remote operation is improved, and the debug efficiency is improved. The application also discloses a server debugging device, a server and a computer readable storage medium, which have the beneficial effects.

Description

Server debugging method
Technical Field
The present application relates to the field of computer technologies, and in particular, to a server debugging method, a server debugging apparatus, a server, and a computer-readable storage medium.
Background
With the continuous development of information technology, new technology and application scenarios of the server are continuously changed, and various operations and corresponding functions can be implemented on the server. For example, a variety of tunable means are implemented for the server.
In the related art, in order to Debug a server, a Debug Port in a motherboard of the server is generally used for debugging the server. The Debug Port is a connector located on the mainboard, and controls and accesses a register of the CPU through a Debug tool provided by an external intel and through a JTAG (Joint Test Action Group) and a control signals, captures log information, and debugs the CPU. In addition, when the Debug Port is not in place, the BMC can use a select signal to open the switch, and then the Debug tool is simulated through JTAG and GPIO (General-purpose input/output) of the BMC to access and control a register of the CPU, and further the BMC is remotely accessed through a network to realize Debug operation. However, as the number of stacked motherboards in a server increases, for example, eight motherboards appear. Due to the problem of information quality or length of a connection link, remote Debug cannot be performed, the application range of remote operation is reduced, and the Debug effect is poor.
Therefore, how to deal with the Debug of the multi-server is a key issue of attention for those skilled in the art.
Disclosure of Invention
The application aims to provide a server debugging method, a server debugging device, a server and a computer readable storage medium, so as to be suitable for more mainboard servers and improve the Debug effect.
In order to solve the above technical problem, the present application provides a server debugging method, including:
the BMC receives a Debug command;
determining a corresponding main board according to the Debug command; the number of the main boards is multiple;
sending the Debug command to the mainboard through a plurality of USB links, so that the mainboard can Debug according to the Debug command; and the BMC is connected with the multi-path USB link through PCIe equipment.
Optionally, the sending the Debug command to the motherboard through multiple USB links includes:
sending the Debug command to the PCH of the mainboard through the multi-path USB link;
the PCH sends a Debug command to the Debug port and the CPU.
Optionally, sending the Debug command to the PCH of the motherboard through the multiple USB links includes:
sending the Debug command to a USB port of the PCH of the mainboard through the multi-path USB link;
sending the Debug command to a Debug processing unit through the USB port; the Debug processing unit is connected with the Debug port and the CPU through JTAG.
Optionally, determining a corresponding motherboard according to the Debug command includes:
extracting an address range from the Debug command;
and determining the corresponding main board according to the address range.
Optionally, determining a corresponding motherboard according to the Debug command includes:
acquiring a main board number from the Debug command;
and inquiring the corresponding mainboard according to the mainboard number.
Optionally, the BMC receives a Debug command, including:
the BMC is connected with a remote client through a wireless network;
receiving the Debug command from the remote client.
Optionally, the BMC receives a Debug command, including:
the BMC is connected with a remote client through an optical fiber network;
receiving the Debug command from the remote client.
The present application further provides a server debugging device, including:
the command receiving module is used for receiving a Debug command;
the mainboard determining module is used for determining a corresponding mainboard according to the Debug command;
the command sending module is used for sending the Debug command to the mainboard through a plurality of USB links so that the mainboard can Debug according to the Debug command; and the BMC is connected with the multi-path USB link through PCIe equipment.
The present application further provides a server, comprising:
a memory for storing a computer program;
a processor for implementing the steps of the server debugging method as described above when executing the computer program.
The present application also provides a computer readable storage medium having stored thereon a computer program which, when executed by a processor, implements the steps of the server debugging method as described above.
The application provides a server debugging method, which comprises the following steps: the BMC receives a Debug command; determining a corresponding main board according to the Debug command; the number of the main boards is multiple; sending the Debug command to the mainboard through a plurality of USB links, so that the mainboard can Debug according to the Debug command; and the BMC is connected with the multi-path USB link through PCIe equipment.
The corresponding mainboard is determined through the received debug command, and then the debug command is sent to the corresponding mainboard through the multi-path USB link, so that debugging can be conveniently carried out, wherein the multi-path USB link can be adopted to realize that one BMC carries out remote debug on a plurality of mainboards, the efficiency of the server debug is improved, the application range of remote operation is improved, and the debug efficiency is improved.
The application also provides a server debugging device, a server and a computer readable storage medium, which have the above beneficial effects and are not described in detail herein.
Drawings
In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the drawings needed to be used in the description of the embodiments or the prior art will be briefly introduced below, it is obvious that the drawings in the following description are only embodiments of the present application, and for those skilled in the art, other drawings can be obtained according to the provided drawings without creative efforts.
Fig. 1 is a flowchart of a server debugging method according to an embodiment of the present application;
fig. 2 is a schematic structural diagram of a server debugging method according to an embodiment of the present application;
fig. 3 is a schematic structural diagram of a server debugging apparatus according to an embodiment of the present application.
Detailed Description
The core of the application is to provide a server debugging method, a server debugging device, a server and a computer readable storage medium, so as to be suitable for more mainboard servers and improve the Debug effect.
In order to make the objects, technical solutions and advantages of the embodiments of the present application clearer, the technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are some embodiments of the present application, but not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
In the related art, in order to implement the Debug of the server, a Debug Port in a motherboard of the server is generally used for performing the Debug. The Debug Port is a connector located on the mainboard, controls and accesses a register of the CPU through a Debug tool provided by an external intel and through JTAG and control signals, captures log information and debugs. In addition, when the Debug Port is not in place, the BMC can use a select signal to open a switch, then a debugging tool is simulated through JTAG and GPIO of the BMC to access and control a register of the CPU, and the BMC is remotely accessed through a network to realize Debug operation. However, as the number of stacked motherboards in a server increases, for example, eight motherboards appear. Due to the problem of information quality or length of a connection link, remote Debug cannot be performed, the application range of remote operation is reduced, and the Debug effect is poor.
Therefore, the application provides a server debugging method, a corresponding mainboard is determined through a received debug command, and then the debug command is sent to the corresponding mainboard through multiple USB links so as to be debugged, wherein the multiple USB links are adopted, so that remote debug can be performed on a plurality of mainboards by one BMC, the efficiency of the server debug is improved, the application range of remote operation is improved, and the debug efficiency is improved.
The following describes a server debugging method provided by the present application, by way of an embodiment.
Referring to fig. 1, fig. 1 is a flowchart of a server debugging method according to an embodiment of the present disclosure.
In this embodiment, the method may include:
s101, the BMC receives a Debug command;
as can be seen, this step is intended for the BMC to receive the Debug command. The debug command is a debug command received from the remote operation interface. The debug command is typically input by a technician to perform a modulation operation on the server.
Here, debug means that the computer is free from trouble.
The BMC (Baseboard Management Controller) is a series of monitoring and control functions for executing a remote Management Controller of a server, and an object of operation is system hardware. Such as by monitoring the temperature, voltage, fan, power supply, etc. of the system and making adjustments to ensure that the system is in a healthy state. Of course, if the system is abnormal, the system can be restarted in a reset mode. Meanwhile, the platform management is also responsible for recording information and log records of various hardware and is used for prompting a user and positioning subsequent problems. The BMC is an independent System, and is independent of other hardware (such as a CPU, a memory, and the like) on the System, and is independent of a BIOS (Basic Input Output System), an OS (operating System), and the like (however, the BMC may interact with the BIOS and the OS, which may have a better platform management effect, and System management software under the OS may cooperate with the BMC to achieve a better management effect).
Further, the step may include:
step 1, the BMC is connected with a remote client through a wireless network;
and 2, receiving a Debug command from the remote client.
It can be seen that the present alternative scheme mainly refers to the debug command explaining how to obtain. In this alternative, the BMC is connected to the remote client via a wireless network, and receives the Debug command from the remote client. Obviously, the wireless network adopted in the alternative is connected, and the server can be debugged in a wireless remote mode, so that the debugging efficiency is improved, and the debugging experience of technicians is improved.
Further, the step may include:
step 1, the BMC is connected with a remote client through an optical fiber network;
and 2, receiving a Debug command from the remote client.
It can be seen that the present alternative scheme mainly refers to the debug command explaining how to obtain. In this alternative, the BMC is connected to the remote client via the optical network, and receives the Debug command from the remote client. Therefore, in the alternative scheme, the connection is mainly performed through the optical fiber, and the corresponding debug command is obtained, so that the efficiency and the accuracy of command transmission can be maintained.
S102, determining a corresponding mainboard according to the Debug command; wherein, the number of the main boards is multiple;
on the basis of S101, the step aims to determine a corresponding mainboard according to a Debug command; wherein, the mainboard quantity is a plurality of. Therefore, only when the number of the motherboards is multiple, when the debug command is received, the object to be debugged by the debug command, that is, the motherboard to be modulated, needs to be determined.
Further, the step may include:
step 1, extracting an address range from a Debug command;
and 2, determining a corresponding main board according to the address range.
It can be seen that the present alternative scheme mainly illustrates how to determine the corresponding motherboard. In this alternative, an address range is extracted from the Debug command, and the corresponding motherboard is determined according to the address range. Obviously, in the technical solution of the present application, the address range of the motherboard is written in the command, and then when the BMC receives the corresponding command, the corresponding motherboard can be determined according to the address range in the command.
Further, the step may include:
step 1, acquiring a mainboard number from a Debug command;
and 2, inquiring the corresponding mainboard according to the mainboard number.
It can be seen that the present alternative scheme mainly illustrates how to determine the corresponding motherboard. In the alternative, the mainboard number is obtained from the Debug command, and the corresponding mainboard is inquired according to the mainboard number. It can be seen that, in this alternative, the corresponding motherboard number is directly recorded in the command, and the corresponding motherboard number is set for each motherboard in the server according to this embodiment. Therefore, the corresponding motherboard can be determined according to the motherboard number.
S103, sending the Debug command to the mainboard through the multi-path USB link so that the mainboard can Debug according to the Debug command; the BMC is connected with the multiple USB links through PCIe devices.
On the basis of S102, this step is intended to send the Debug command to the motherboard through a multi-channel USB (Universal Serial Bus) link, so that the motherboard debugs according to the Debug command; the BMC is connected with the multi-path USB link through PCIe (peripheral component interconnect express, high-speed serial point-to-point double-channel high-bandwidth transmission bus) equipment.
Further, the step may include:
step 1, sending a Debug command to a PCH of a mainboard through a plurality of USB links;
and 2, sending the Debug command to the Debug port and the CPU by the PCH.
It can be seen that the present alternative is mainly to explain how the debug is sent. Specifically, in this alternative, the Debug command is sent to the PCH of the motherboard through multiple USB links, and the PCH sends the Debug command to the Debug port and the CPU. Obviously, in this alternative, the debug command is mainly sent through a multi-path USB link, and sent to a PCH (Platform Controller Hub) of the motherboard, and the command is forwarded to the debug port and the CPU through the PCH, so as to implement debug with the server.
Further, step 1 in the last alternative may include:
step 1, sending a Debug command to a USB port of a PCH of a mainboard through a plurality of USB links;
step 2, sending the Debug command to a Debug processing unit through a USB port; the Debug processing unit is connected with the Debug port and the CPU through JTAG.
It can be seen that the present alternative scheme mainly explains how to send commands to the PCH. In the alternative, the Debug command is sent to the USB port of the PCH of the mainboard through a plurality of paths of USB links, and the Debug command is sent to the Debug processing unit through the USB port; the Debug processing unit is connected with the Debug port and the CPU through JTAG.
The Debug processing unit may be DCI Logic. Among them, DCI (Direct connection Interface) is a debug technology for a server platform, and uses a USB bus to perform debug.
To sum up, this embodiment determines the corresponding motherboard through the debug command received, and then sends to the corresponding motherboard through multichannel USB link to debug, wherein adopt multichannel USB can realize that a BMC carries out remote debug to a plurality of motherboards, improved the efficiency of server debug, improved remote operation's application scope, improve debug efficiency.
A server debugging method provided in the present application is further described below by a specific embodiment.
Referring to fig. 2, fig. 2 is a schematic structural diagram of a server debugging method according to an embodiment of the present application.
In the implementation, the BMC AST2600 can be adopted, the BMC is provided with a PCIe Root Complex Port and can be used as a PCIe Host (PCIe Host) To hang a PCIe Device (PCIe Device) below, and the BMC hangs a PCIe To USB Device below, so that the BMC can be connected with a USB3.0 Device below.
As shown in fig. 2, taking a multi-node system as an example, an independent management board is used to manage each node; the BMC uses the PCIe devices connected with the BMC to connect out a plurality of groups of USB and is connected to each mainboard. The eight-path mainboard changes 2 CPUs on the lower-figure mainboard into 4 CPUs, and the number of the mainboard is 2.
In the prior art, a server system with multiple mainboards cannot be supported, such as remote debug of an eight-way and multi-node system. In this embodiment, the remote debug function of the multi-motherboard server system can be supported.
The BMC is connected with a PCIe-to-USB 3.0 device under the connection, and supports multi-channel USB 3.0; one mainboard is connected with one USB3.0 and connected with the USB3.0 Port of the mainboard PCH; the BMC code supports a DCI-based remote Debug function; and a remote Debug instruction is typed in the BMC remote interface, so that Debug can be remotely carried out on a multi-mainboard and multi-node server system, and problems generated in the running process of the server can be positioned. Therefore, the Debug mode of the multi-mainboard server is realized, and the remote Debug of the multi-mainboard server can be supported.
Based on the above description, the method for debugging in this embodiment may include:
step 1, the BMC receives a Debug command;
step 2, determining a corresponding mainboard according to the Debug command; wherein, the number of the main boards is multiple;
step 3, sending the Debug command to a USB port of the PCH of the mainboard through a plurality of USB links;
step 4, sending the Debug command to the Debug processing unit through the USB port; the Debug processing unit is connected with the Debug port and the CPU through JTAG;
step 5, the PCH sends the Debug command to the Debug port and the CPU so that the main board can be debugged according to the Debug command; the BMC is connected with the multiple USB links through PCIe devices.
It can be seen that, in this embodiment, the corresponding motherboard is determined by the debug command received, and then the debug command is sent to the corresponding motherboard through multiple USB links, so as to perform debugging, where multiple USB links are adopted, one BMC may perform remote debug on multiple motherboards, thereby improving the efficiency of server debug, improving the application range of remote operation, and improving the debug efficiency.
In the following, the server debugging apparatus provided in the embodiments of the present application is introduced, and the server debugging apparatus described below and the server debugging method described above may be referred to correspondingly.
Referring to fig. 3, fig. 3 is a schematic structural diagram of a server debugging device according to an embodiment of the present application.
In this embodiment, the apparatus may include:
a command receiving module 100, configured to receive a Debug command;
the main board determining module 200 is configured to determine a corresponding main board according to the Debug command;
the command sending module 300 is configured to send the Debug command to the motherboard through the multiple USB links, so that the motherboard debugs according to the Debug command; the BMC is connected with the multiple USB links through PCIe devices.
Optionally, the command sending module 300 includes:
the PCH sending unit is used for sending the Debug command to the PCH of the mainboard through the multi-path USB link;
and the port sending unit is used for sending the Debug command to the Debug port and the CPU by the PCH.
Optionally, the PCH sending unit is specifically configured to send a Debug command to a USB port of a PCH of a motherboard through multiple USB links; sending the Debug command to the Debug processing unit through the USB port; the Debug processing unit is connected with the Debug port and the CPU through JTAG.
Optionally, the motherboard determining module 200 is specifically configured to extract an address range from the Debug command; and determining the corresponding main board according to the address range.
Optionally, the motherboard determining module 200 is specifically configured to obtain a motherboard number from the Debug command; and inquiring the corresponding mainboard according to the mainboard number.
Optionally, the command receiving module 100 is specifically configured to connect to a remote client through a wireless network; a Debug command is received from a remote client.
Optionally, the command receiving module 100 is specifically configured to be connected to a remote client through an optical fiber network; a Debug command is received from a remote client.
An embodiment of the present application further provides a server, including:
a memory for storing a computer program;
a processor for implementing the steps of the server debugging method according to the above embodiments when executing the computer program.
Embodiments of the present application further provide a computer-readable storage medium, where a computer program is stored on the computer-readable storage medium, and when the computer program is executed by a processor, the steps of the server debugging method according to the above embodiments are implemented.
The embodiments are described in a progressive manner in the specification, each embodiment focuses on differences from other embodiments, and the same and similar parts among the embodiments are referred to each other. The device disclosed by the embodiment corresponds to the method disclosed by the embodiment, so that the description is simple, and the relevant points can be referred to the method part for description.
Those of skill would further appreciate that the various illustrative elements and algorithm steps described in connection with the embodiments disclosed herein may be implemented as electronic hardware, computer software, or combinations of both, and that the various illustrative components and steps have been described above generally in terms of their functionality in order to clearly illustrate this interchangeability of hardware and software. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the implementation. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present application.
The steps of a method or algorithm described in connection with the embodiments disclosed herein may be embodied directly in hardware, in a software module executed by a processor, or in a combination of the two. A software module may reside in Random Access Memory (RAM), memory, Read Only Memory (ROM), electrically programmable ROM, electrically erasable programmable ROM, registers, hard disk, a removable disk, a CD-ROM, or any other form of storage medium known in the art.
A server debugging method, a server debugging apparatus, a server, and a computer-readable storage medium provided by the present application are described in detail above. The principles and embodiments of the present application are explained herein using specific examples, which are provided only to help understand the method and the core idea of the present application. It should be noted that, for those skilled in the art, it is possible to make several improvements and modifications to the present application without departing from the principle of the present application, and such improvements and modifications also fall within the scope of the claims of the present application.

Claims (10)

1. A server debugging method is characterized by comprising the following steps:
the BMC receives a Debug command;
determining a corresponding main board according to the Debug command; the number of the main boards is multiple;
sending the Debug command to the mainboard through a plurality of USB links, so that the mainboard can Debug according to the Debug command; and the BMC is connected with the multi-path USB link through PCIe equipment.
2. The server debugging method according to claim 1, wherein sending the Debug command to the motherboard via multiple USB links comprises:
sending the Debug command to the PCH of the mainboard through the multi-path USB link;
the PCH sends a Debug command to the Debug port and the CPU.
3. The server debugging method according to claim 2, wherein sending the Debug command to the PCH of the motherboard via the multiple USB links comprises:
sending the Debug command to a USB port of the PCH of the mainboard through the multi-path USB link;
sending the Debug command to a Debug processing unit through the USB port; the Debug processing unit is connected with the Debug port and the CPU through JTAG.
4. The server debugging method according to claim 1, wherein determining the corresponding motherboard according to the Debug command comprises:
extracting an address range from the Debug command;
and determining the corresponding main board according to the address range.
5. The server debugging method according to claim 1, wherein determining the corresponding motherboard according to the Debug command comprises:
acquiring a main board number from the Debug command;
and inquiring the corresponding mainboard according to the mainboard number.
6. The server debugging method of claim 1, wherein the BMC receives the Debug command and comprises:
the BMC is connected with a remote client through a wireless network;
receiving the Debug command from the remote client.
7. The server debugging method of claim 1, wherein the BMC receives the Debug command and comprises:
the BMC is connected with a remote client through an optical fiber network;
receiving the Debug command from the remote client.
8. A server debugging apparatus, comprising:
the command receiving module is used for receiving a Debug command;
the mainboard determining module is used for determining a corresponding mainboard according to the Debug command;
the command sending module is used for sending the Debug command to the mainboard through a plurality of USB links so that the mainboard can Debug according to the Debug command; and the BMC is connected with the multi-path USB link through PCIe equipment.
9. A server, comprising:
a memory for storing a computer program;
a processor for implementing the steps of the server debugging method according to any one of claims 1 to 7 when executing said computer program.
10. A computer-readable storage medium, having stored thereon a computer program which, when executed by a processor, carries out the steps of the server debugging method according to any one of claims 1 to 7.
CN202110981470.0A 2021-08-25 2021-08-25 Server debugging method Active CN113868033B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110981470.0A CN113868033B (en) 2021-08-25 2021-08-25 Server debugging method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110981470.0A CN113868033B (en) 2021-08-25 2021-08-25 Server debugging method

Publications (2)

Publication Number Publication Date
CN113868033A true CN113868033A (en) 2021-12-31
CN113868033B CN113868033B (en) 2023-08-15

Family

ID=78988324

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110981470.0A Active CN113868033B (en) 2021-08-25 2021-08-25 Server debugging method

Country Status (1)

Country Link
CN (1) CN113868033B (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101127001A (en) * 2006-08-15 2008-02-20 泰安电脑科技（上海）有限公司 System management configuration of multiple main board system
CN104021060A (en) * 2013-02-28 2014-09-03 鸿富锦精密工业（深圳）有限公司 BMC serial port debugging system and method
CN107908582A (en) * 2017-11-06 2018-04-13 杭州宏杉科技股份有限公司 Serial ports switching device and storage device
CN110880649A (en) * 2019-09-25 2020-03-13 深圳传音控股股份有限公司 Card holder assembly, card connector and terminal
CN112543574A (en) * 2020-11-24 2021-03-23 泛亚电子工业(无锡)有限公司 Remote unlocking and locking structure
CN113190491A (en) * 2021-03-19 2021-07-30 山东英信计算机技术有限公司 Serial port information display method, system and medium

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101127001A (en) * 2006-08-15 2008-02-20 泰安电脑科技（上海）有限公司 System management configuration of multiple main board system
CN104021060A (en) * 2013-02-28 2014-09-03 鸿富锦精密工业（深圳）有限公司 BMC serial port debugging system and method
CN107908582A (en) * 2017-11-06 2018-04-13 杭州宏杉科技股份有限公司 Serial ports switching device and storage device
CN110880649A (en) * 2019-09-25 2020-03-13 深圳传音控股股份有限公司 Card holder assembly, card connector and terminal
CN112543574A (en) * 2020-11-24 2021-03-23 泛亚电子工业(无锡)有限公司 Remote unlocking and locking structure
CN113190491A (en) * 2021-03-19 2021-07-30 山东英信计算机技术有限公司 Serial port information display method, system and medium

Also Published As

Publication number Publication date
CN113868033B (en) 2023-08-15

Similar Documents

Publication Publication Date Title
US10127170B2 (en) High density serial over LAN management system
WO2021212948A1 (en) Storage system boot method and apparatus, and computer-readable storage medium
CN106055361B (en) Integrated firmware implementation method and system for multiple different types based on BMC (baseboard management controller)
CN109388604B (en) Hot plug control method, device and storage medium based on PCIe
CN110489367B (en) Method and system for flexibly allocating and easily managing backplane by CPLD (complex programmable logic device)
CN106789409A (en) The detection method and device of a kind of server slot
WO2024078223A1 (en) Electronic device, and pcie topology configuration method and apparatus thereof
CN111901164A (en) Adaptive control method, device, equipment and system for OCP NIC network card
CN104461815A (en) Chip debugging method and system-on-chip
CN116132009A (en) Clock switching device, server and clock switching method
CN109901664B (en) Method, apparatus, system, device and readable storage medium for providing clock signal
WO2014000299A1 (en) Serial port redirection processing method, device, and system
CN113868033B (en) Server debugging method
CN111124828A (en) Data processing method, device, equipment and storage medium
CN113900718B (en) Decoupling method, system and device for BMC and BIOS asset information
CN114265786A (en) Automatic testing method and device, computer equipment and readable storage medium
CN116719712B (en) Processor serial port log output method and device, electronic equipment and storage medium
CN111694587A (en) Server PNOR firmware upgrading method, device, equipment and storage medium
CN110768874A (en) Modular Ethernet tester
CN216014148U (en) Server and server backboard
CN113608935B (en) Method, system, equipment and medium for testing network card
CN219225512U (en) Server and server management system
CN116450426A (en) Data acquisition method, device, equipment, system and storage medium
CN117472474B (en) Configuration space debugging method, system, electronic equipment and storage medium
CN117520234B (en) Automatic identification circuit of Type-C interface external equipment and related equipment

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant