CN113805112A - Detection circuit and detection method for expansion interface group applied to interface conversion - Google Patents

Detection circuit and detection method for expansion interface group applied to interface conversion Download PDF

Info

Publication number
CN113805112A
CN113805112A CN202111090831.9A CN202111090831A CN113805112A CN 113805112 A CN113805112 A CN 113805112A CN 202111090831 A CN202111090831 A CN 202111090831A CN 113805112 A CN113805112 A CN 113805112A
Authority
CN
China
Prior art keywords
interface
voltage
detection circuit
configuration channel
electrically connected
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202111090831.9A
Other languages
Chinese (zh)
Inventor
刘彦中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Universal Global Technology Kunshan Co Ltd
Original Assignee
Universal Global Technology Kunshan Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Universal Global Technology Kunshan Co Ltd filed Critical Universal Global Technology Kunshan Co Ltd
Priority to CN202111090831.9A priority Critical patent/CN113805112A/en
Priority to TW110141550A priority patent/TWI777848B/en
Publication of CN113805112A publication Critical patent/CN113805112A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/50Testing of electric apparatus, lines, cables or components for short-circuits, continuity, leakage current or incorrect line connections
    • G01R31/66Testing of connections, e.g. of plugs or non-disconnectable joints
    • G01R31/68Testing of releasable connections, e.g. of terminals mounted on a printed circuit board
    • G01R31/69Testing of releasable connections, e.g. of terminals mounted on a printed circuit board of terminals at the end of a cable or a wire harness; of plugs; of sockets, e.g. wall sockets or power sockets in appliances

Abstract

The invention provides a detection circuit and a detection method thereof applied to an expansion interface group of interface conversion. The charge pump unit charges and discharges according to a state signal of a configuration channel of the first universal serial bus interface. The switch unit is electrically connected with the charge pump unit, is conducted according to the state signal of the configuration channel, and outputs the endpoint voltage. The reverse unit is electrically connected with the switch unit and converts the endpoint voltage to generate reverse endpoint voltage. The USB port turns on one of the first USB interface and the second USB interface according to the reverse endpoint voltage. Therefore, the detection circuit of the expansion interface group applied to interface conversion detects the insertion state of the expansion interface group through a pure hardware circuit.

Description

Detection circuit and detection method for expansion interface group applied to interface conversion
Technical Field
The present invention relates to a detection circuit and a detection method thereof, and more particularly, to a detection circuit and a detection method thereof for an extended interface set applied to interface conversion.
Background
With the development of data transmission technology, the interface of the usb develops various specifications, such as a-type, B-type and C-type usb, and the specifications of the interfaces used by different electronic devices are different. When a group of usb terminals on the electronic device need to support usb interfaces with more than two interface specifications, the electronic device needs to control through an additional system module to determine one of the currently received interfaces and switch signal paths.
In view of this, how to develop a detection circuit and a detection method thereof for an extended interface set applied to interface conversion, which is suitable for an electronic product having only one set of usb ports and supporting two interface specifications, is also an objective and direction that related manufacturers have to make efforts to develop and break through.
Disclosure of Invention
Therefore, an object of the present invention is to provide a detection circuit and a detection method thereof for an expansion interface set applied to interface conversion, which detect a status signal of a configuration channel of a first usb interface, and further turn on one of the first usb interface and a second usb interface.
According to an embodiment of the present invention, a detection circuit for an expansion interface set applied to interface conversion is provided, so as to detect an insertion state of the expansion interface set and conduct the expansion interface set to a usb port, where the expansion interface set includes a first usb interface and a second usb interface. The detection circuit applied to the expansion interface group for interface conversion comprises a charge pump unit, a switch unit and an inversion unit. The charge pump unit receives a state signal of a configuration channel of the first universal serial bus interface, and charges and discharges according to the state signal. The switch unit is electrically connected with the charge pump unit, is conducted according to the state signal of the configuration channel and outputs the endpoint voltage. The reverse unit is electrically connected with the switch unit and converts the endpoint voltage to generate reverse endpoint voltage. The universal sequence bus end conducts one of the first universal sequence bus interface and the second universal sequence bus interface according to the reverse endpoint voltage.
Therefore, the detection circuit of the expansion interface group applied to interface conversion detects the insertion state of the expansion interface group through a pure hardware circuit.
An embodiment of a method aspect according to the present invention provides a method for detecting a detection circuit of an expansion interface set applied to interface conversion, which is used to detect an insertion state of the expansion interface set, and conduct the expansion interface set to a usb port through the detection circuit, where the expansion interface set includes a first usb interface and a second usb interface. The detection method of the detection circuit applied to the expansion interface group for interface conversion comprises a charge pump charging step, a switch switching step and a voltage reversing step. The charge pump charging step is to receive a state signal of a configuration channel of the first USB interface and charge and discharge a charge pump unit of the detection circuit according to the state signal. The switch switching step is to control the switch unit of the detection circuit according to the state signal and output the endpoint voltage. The voltage inversion step is to convert the terminal voltage by an inversion unit of the driving detection circuit to generate an inverted terminal voltage. The universal serial bus end conducts one of the first universal serial bus interface and the second universal serial bus interface according to the reverse endpoint voltage, the switch unit is electrically connected with the charge pump unit, and the reverse unit is electrically connected with the switch unit.
Therefore, the detection method of the detection circuit of the expansion interface group applied to interface conversion detects the insertion state of the expansion interface group through a pure hardware circuit.
Drawings
FIG. 1 is a block diagram illustrating a detection circuit applied to an expansion interface set of interface conversion according to a first embodiment of the present invention;
FIG. 2 is a schematic connection diagram illustrating a detection circuit applied to an expansion interface set for interface conversion according to the embodiment of FIG. 1;
FIG. 3 is a circuit diagram illustrating a detection circuit applied to the expansion interface set of the interface conversion according to the embodiment of FIG. 1;
FIG. 4 is a circuit diagram showing a detection circuit applied to an expansion interface set of interface conversion according to a second embodiment of the present invention;
FIG. 5 is a waveform diagram illustrating a detection circuit applied to the expansion interface set for interface conversion according to the embodiment of FIG. 4;
FIG. 6 is a flowchart showing a detecting method of the detecting circuit applied to the expansion interface set of the interface conversion according to the third embodiment of the invention; and
FIG. 7 is a flowchart illustrating a detection method of the detection circuit applied to the expansion interface set of the interface conversion according to a fourth embodiment of the invention.
Wherein the reference numerals are as follows:
100, 100 a: detection circuit
10, 30: universal serial bus terminal
20: expansion interface group
20 a: first USB interface
20 b: second universal serial bus interface
120, 120 a: charge pump unit
140, 140 a: switch unit
160, 160 a: reversing unit
180: multiplexer
S1, S2: input terminal
And SE: selecting terminal
So: output end
D1: first diode
D2: second diode
D3: third diode
B1: buffer device
CC: configuring a channel
C1: first capacitor
C2: second capacitor
C3: third capacitor
R1: a first resistor
R2: second resistance
R3: third resistance
R4: fourth resistor
U1: first switch
U2: second switch
V1: supply voltage
Vs1, Vg1, Vg 2: node voltage
Vd 1: terminal voltage
Vo: reverse end point voltage
S200, S200 a: detection method
S12, S12 a: charging step of charge pump
S14, S14 a: switching step of switch
S16, S16 a: voltage reversal step
S18 a: selection step
Detailed Description
Referring to fig. 1 and fig. 2 together, fig. 1 is a block diagram illustrating a detection circuit 100 of an expansion interface set 20 applied to interface conversion according to a first embodiment of the present invention; FIG. 2 is a connection diagram of the detection circuit 100 of the expansion interface set 20 applied to interface conversion according to the embodiment of FIG. 1. The detection circuit 100 of the expansion interface set 20 applied to interface conversion is used to detect the insertion status of the expansion interface set 20 and conduct the expansion interface set 20 to the usb port 10. The expansion interface set 20 includes a first USB interface 20a and a second USB interface 20 b. The detection circuit 100 applied to the expansion interface set 20 of the interface conversion includes a charge pump unit 120, a switch unit 140 and an inverting unit 160. The charge pump unit 120 receives a status signal of a configuration channel cc (configuration channel) of the first usb interface 20a, and charges and discharges according to the status signal. The switch unit 140 is electrically connected to the charge pump unit 120, and the switch unit 140 is turned on according to the status signal of the configuration channel CC and outputs the terminal voltage Vd1 (shown in fig. 3). The inversion unit 160 is electrically connected to the switch unit 140, and converts the endpoint voltage Vd1 to generate an inversion endpoint voltage Vo. The usb port 10 turns on one of the first usb port 20a and the second usb port 20b according to the reverse end voltage Vo. Therefore, the detection circuit 100 of the expansion interface set 20 applied to interface conversion of the present invention detects the insertion state of the expansion interface set 20 through a pure hardware circuit, and further selects one of the first usb interface 20a and the second usb interface 20b to be conducted to the usb port 10.
Specifically, the transmission specification of the USB bus 10 may be USB2.0 specification; the detection circuit 100 of the expansion interface set 20 applied to interface conversion is disposed between the first usb interface 20a, the second usb interface 20b and the usb port 10. The first USB interface 20a and the second USB interface 20b are a Type C USB interface (USB Type C) and a Type a USB interface (USB Type-a), respectively. The first USB interface 20a is also directly connected to another USB port 30. the USB port 30 can be USB 3.0. The status signal of the configuration channel CC is one of a high-low conversion signal and a voltage stabilization signal. When the first usb interface 20a does not detect the device insertion, the status signal of the configuration channel CC is a high-low transition signal, i.e. the voltage of the configuration channel CC switches between a high voltage level and a low voltage level. When the first usb interface 20a detects the device insertion, the status signal of the configuration channel CC is a voltage-stabilizing signal, i.e. the voltage of the configuration channel CC is a non-zero fixed voltage. The configuration channel CC of the first usb interface 20a is electrically connected to the charge pump unit 120. When the state signal received by the charge pump unit 120 is a high-low transition signal and is switched from a high level to a low level, the charge pump unit 120 charges to a voltage twice the high level voltage, so as to turn on the switch unit 140, and the output terminal voltage Vd1 is at a high level. The inversion unit 160 converts the terminal voltage Vd1 to generate an inversion terminal voltage Vo, which is low. On the contrary, when the status signal received by the charge pump unit 120 is the voltage-stabilizing signal, the charge pump unit 120 discharges to cause the switch unit 140 to turn off, and the output terminal voltage Vd1 is at the low level. The inversion unit 160 converts the terminal voltage Vd1 to generate an inversion terminal voltage Vo, which is at a high level.
The detection circuit 100 applied to the expansion interface set 20 of the interface conversion may further include a multiplexer 180. The multiplexer 180 includes two input terminals S1 and S2, an output terminal So and a select terminal SE. The two input terminals S1 and S2 are electrically connected to the first usb interface 20a and the second usb interface 20b, respectively. The output terminal So is electrically connected to the usb terminal 10. The selection terminal SE is electrically connected to the reversing unit 160. Specifically, the multiplexer 180 determines the output end So to be connected to the first usb interface 20a or the second usb interface 20b according to the level of the reverse endpoint voltage Vo received by the select terminal SE. When the voltage received by the SE terminal is high, the usb terminal 10 is turned on to the first usb interface 20 a; when the voltage received by the select terminal SE is low, the usb terminal 10 is turned on to the second usb interface 20 b. It should be noted that the detection circuit 100 of the expansion interface group 20 applied to interface conversion determines the status signal of the configuration channel CC of the first usb interface 20a, and further switches the multiplexer 180. When the first usb interface 20a and the second usb interface 20b are plugged into the device at the same time, the usb port 10 is connected to the first usb interface 20a because the reverse endpoint voltage Vo received by the select terminal SE is high. Therefore, the detection circuit 100 of the expansion interface set 20 applied to interface conversion of the present invention can preferentially turn on the first usb interface 20a when the first usb interface 20a and the second usb interface 20b are plugged into the device at the same time. The operation of each element will be described below with reference to a more detailed circuit diagram.
Referring to fig. 1 to 3, fig. 3 is a circuit diagram illustrating a detection circuit 100 of the expansion interface set 20 for interface conversion according to the embodiment of fig. 1. The charge pump unit 120 may include a first diode D1, a first capacitor C1, a second diode D2, a second capacitor C2, and a first resistor R1. The first diode D1 is electrically connected to the configuration channel CC, and the first diode D1 includes a cathode terminal and an anode terminal. The first capacitor C1 is electrically connected to the cathode terminal of the first diode D1. The second diode D2 includes a cathode terminal and an anode terminal, and the anode terminal of the second diode D2 is connected to the cathode terminal of the first diode D1 and the first capacitor C1. The second capacitor C2 is electrically connected to the cathode terminal of the second diode D2. The first resistor R1 is electrically connected to the cathode of the second diode D2 and is connected in parallel to the second capacitor C2. In other words, the charge pump unit 120 may be a charge pump circuit, the switch unit 140 may include a first switch U1, and the first switch U1 may be a Metal Oxide Semiconductor Field Effect Transistor (MOSFET) or other P-type switch device. The inversion unit 160 may include a second resistor R2, a third resistor R3, a third capacitor C3, and a second switch U2. The second switch U2 may be an N-type Metal Oxide Semiconductor Field Effect Transistor (MOSFET) or other N-type switching element.
When the status signal of the configuration channel CC is a high-low transition signal, two conditions occur in the high-low transition signal, one is that the configuration channel CC outputs a high voltage (for example, 5V), and the configuration channel CC charges the first capacitor C1; in another situation, the configuration channel CC is switched from high to low (e.g. 0V), the first capacitor C1 is discharged, and the second capacitor C2 is charged. In other words, when the configuration channel CC is at a high potential, the high potential voltage of the configuration channel CC turns on the first diode D1 in a forward direction and charges the first capacitor C1 to a high potential voltage, and the second diode D2 is turned off. When the configuration channel CC is switched from high to low, the high voltage (5V) stored in the first capacitor C1 turns on the second diode D2 in forward direction and charges the second capacitor C2 until the voltage across the second capacitor C2 is one time (i.e., 5V) of the high voltage. At this time, the node voltage Vs1(10V) is greater than the node voltage Vg1(5V), the first switch U1 is turned on, the terminal voltage Vd1 outputted by the switch unit 140 is similar to the node voltage Vs1, the third capacitor C3 is charged, the node voltage Vg2 is greater than zero potential, the second switch U2 is turned on, and the reverse terminal voltage Vo is low potential (0V).
When the status signal of the configuration channel CC is a regulated signal, the second capacitor C2 discharges to zero, the first switch U1 turns off, the second switch U2 also turns off, and the reverse terminal voltage Vo is equal to the power voltage V1 (1.8V). Therefore, the detection circuit 100 of the expansion interface set 20 applied to interface conversion of the present invention detects the insertion state of the expansion interface set 20 through a pure hardware detection circuit composed of basic electronic components, and does not need to determine the insertion state through a software detection module.
Referring to fig. 4 and 5, fig. 4 is a circuit diagram illustrating a detection circuit 100a of the expansion interface set 20 applied to interface conversion according to a second embodiment of the present invention; FIG. 5 is a waveform diagram illustrating the detection circuit 100a of the expansion interface set 20 applied to interface conversion according to the embodiment of FIG. 4. The detection circuit 100a of the extended interface set 20 applied to interface conversion includes a charge pump unit 120a, a switch unit 140a and an inverting unit 160 a. In the embodiment of fig. 4, the switch unit 140a and the inverse unit 160a of the detection circuit 100a of the extended interface set 20 applied to interface conversion are the same as the switch unit 140 and the inverse unit 160 of the embodiment of fig. 3, respectively, and are not described again. In particular, the detection circuit 100a of the expansion interface set 20 applied to interface conversion may further include a buffer B1; charge pump cell 120a may further include a fourth resistor R4; the inversion unit 160a may further include a third diode D3.
The buffer B1 is electrically connected between the charge pump unit 120a and the configuration channel CC. Therefore, the detection circuit 100a of the expansion interface set 20 applied to interface conversion is prevented from generating a load effect and interfering with the status signal of the configuration channel CC.
Specifically, the fourth resistor R4 is connected between the second diode D2 and the second capacitor C2, and the resistance values of the fourth resistor R4 and the first resistor R1 can be adjusted according to the withstand voltage of the second capacitor C2 and the gate-source turn-on voltage of the first switch U1. An anode terminal of the third diode D3 is connected to the first switch U1, and a cathode terminal of the third diode D3 is connected to the second resistor R2, the third capacitor C3 and the second switch U2.
As can be seen from fig. 5, when the state signal of the channel CC is changed from a high-low transition signal to a stable voltage signal within 2 seconds, the reverse endpoint voltage Vo before the state signal is switched is a low potential voltage (0V), after the state signal is switched, the source gate voltage (i.e., the node voltage Vs1 — the node voltage Vg1) at the two ends of the first switch U1 and the gate source voltage (i.e., the node voltage Vg2) at the two ends of the second switch U2 both gradually decrease, the first switch U1 and the second switch U2 are turned off, and the reverse endpoint voltage Vo is switched to the power voltage V1.
Referring to fig. 1 and fig. 6, fig. 6 is a flowchart illustrating a detection method S200 of the detection circuit 100 applied to the expansion interface set 20 for interface conversion according to a third embodiment of the present invention. The detection method S200 of the detection circuit 100 applied to the expansion interface set 20 for interface conversion includes a charge pump charging step S12, a switch switching step S14, and a voltage reversing step S16. The charge pump charging step S12 is to receive the status signal of the configuration channel CC of the first usb interface 20a, and charge and discharge the charge pump unit 120 of the detection circuit 100 according to the status signal. The switch switching step S14 is to control the switch unit 140 of the detection circuit 100 according to the status signal and output the endpoint voltage (not shown). The voltage inverting step S16 is to convert the terminal voltage by the inverting unit 160 of the driving detection circuit 100 to generate the inverted terminal voltage Vo. Therefore, the detection method S200 of the detection circuit 100 applied to the expansion interface set 20 for interface conversion according to the present invention detects the insertion state of the expansion interface set 20 through a pure hardware circuit, and further selects one of the first usb interface 20a and the second usb interface 20b to be conducted to the usb port 10.
Referring to fig. 1, fig. 2 and fig. 7, fig. 7 is a flowchart illustrating a detection method S200a of the detection circuit 100 applied to the expansion interface set 20 for interface conversion according to a fourth embodiment of the present invention. The detection method S200a of the detection circuit 100 applied to the expansion interface set 20 for interface conversion includes a charge pump charging step S12a, a switch switching step S14a and a voltage reversing step S16 a. In the embodiment of fig. 7, the charge pump charging step S12a, the switch switching step S14a and the voltage reversing step S16a of the detection method S200a applied to the detection circuit 100 of the expansion interface group 20 for interface conversion are the same as the charge pump charging step S12, the switch switching step S14 and the voltage reversing step S16 of the embodiment of fig. 6, and are not repeated. Specifically, the detection method S200a applied to the detection circuit 100 of the expansion interface set 20 for interface conversion further includes a selection step S18 a. In the selecting step S18a, the multiplexer 180 of the driving detecting circuit 100 selects one of the first usb interface 20a and the second usb interface 20b to be turned on according to the reverse node voltage Vo. Thus, the detection method S200a of the detection circuit 100 applied to the expansion interface group 20 for interface conversion according to the present invention can preferentially turn on the first usb interface 20a when the first usb interface 20a and the second usb interface 20b are plugged into the device at the same time.
Although the present invention has been described with reference to the above embodiments, it should be understood that various changes and modifications can be made therein by those skilled in the art without departing from the spirit and scope of the invention as defined by the appended claims.

Claims (10)

1. A detection circuit applied to an expansion interface group of interface conversion is used for detecting an insertion state of an expansion interface group and conducting the expansion interface group to a universal serial bus end, wherein the expansion interface group comprises a first universal serial bus interface and a second universal serial bus interface, and the detection circuit applied to the expansion interface group of interface conversion comprises:
the charge pump unit receives a state signal of a configuration channel of the first universal serial bus interface and charges and discharges according to the state signal;
a switch unit electrically connected to the charge pump unit, turned on according to the status signal of the configuration channel, and outputting a termination voltage; and
a reverse unit, electrically connected to the switch unit, for converting the terminal voltage to generate a reverse terminal voltage;
the USB port conducts one of the first USB interface and the second USB interface according to the reverse endpoint voltage.
2. The detection circuit for the set of expansion interfaces applied to interface conversion as set forth in claim 1, further comprising:
a buffer electrically connected between the charge pump unit and the configuration channel.
3. The detecting circuit for detecting the set of expansion interfaces applied to interface conversion as claimed in claim 1, wherein the first USB interface and the second USB interface are a type-C USB interface and a type-A USB interface, respectively.
4. The detecting circuit for detecting the expansion interface set applied to the interface conversion as claimed in claim 1, wherein the charge pump unit comprises:
a first diode electrically connected to the configuration channel, the first diode including a cathode terminal and an anode terminal;
a first capacitor electrically connected to the cathode terminal of the first diode;
a second diode including a cathode terminal and an anode terminal, the anode terminal of the second diode being connected to the cathode terminal of the first diode and the first capacitor;
a second capacitor electrically connected to the cathode of the second diode; and
a first resistor electrically connected to the cathode of the second diode and connected in parallel to the second capacitor.
5. The set of claim 4, wherein the status signal of the configuration channel is one of a high/low transition signal and a voltage stabilization signal;
when the status signal of the configuration channel is the high-low transition signal, the high-low transition signal includes:
when the configuration channel outputs a high potential, the configuration channel charges the first capacitor; and
when the configuration channel is converted from the high potential to a low potential, the first capacitor discharges and charges the second capacitor; and
when the status signal of the configuration channel is the voltage-stabilizing signal, the second capacitor discharges to a zero potential.
6. The detection circuit for the set of expansion interfaces applied to interface conversion as set forth in claim 1, further comprising:
a multiplexer, comprising:
the two input ends are respectively and electrically connected with the first universal serial bus interface and the second universal serial bus interface;
an output end electrically connected to the USB end; and
a selection terminal electrically connected to the reverse unit.
7. A detection method of detection circuit of expansion interface group applied to interface conversion is used for detecting an insertion state of an expansion interface group and conducting the expansion interface group to a universal serial bus end through a detection circuit, the expansion interface group comprises a first universal serial bus interface and a second universal serial bus interface, and the detection method of the detection circuit of the expansion interface group applied to interface conversion comprises the following steps:
a charge pump charging step, receiving a state signal of a configuration channel of the first universal serial bus interface, and charging and discharging a charge pump unit of the detection circuit according to the state signal;
a switch switching step, which controls a switch unit of the detection circuit according to the state signal and outputs a endpoint voltage; and
a voltage inversion step of driving an inversion unit of the detection circuit to convert the terminal voltage to generate an inverted terminal voltage;
the switching unit is electrically connected with the charge pump unit, and the reversing unit is electrically connected with the switching unit.
8. The method as claimed in claim 7, wherein the charge pump unit comprises:
a first diode electrically connected to the configuration channel, the first diode including a cathode terminal and an anode terminal;
a first capacitor electrically connected to the cathode terminal of the first diode;
a second diode including a cathode terminal and an anode terminal, the anode terminal of the second diode being connected to the cathode terminal of the first diode and the first capacitor;
a second capacitor electrically connected to the cathode of the second diode; and
a first resistor electrically connected to the cathode of the second diode and connected in parallel to the second capacitor.
9. The method as claimed in claim 8, wherein the status signal of the configuration channel is one of a high/low transition signal and a voltage stabilization signal;
when the status signal of the configuration channel is the high-low transition signal, the high-low transition signal includes:
when the configuration channel outputs a high potential, the configuration channel charges the first capacitor; and
when the configuration channel is converted from the high potential to a low potential, the first capacitor discharges and charges the second capacitor; and
when the status signal of the configuration channel is the voltage-stabilizing signal, the second capacitor discharges to a zero potential.
10. The method as claimed in claim 7, further comprising:
and a selecting step of driving a multiplexer of the detection circuit to selectively conduct one of the first USB interface and the second USB interface according to the reverse endpoint voltage.
CN202111090831.9A 2021-09-17 2021-09-17 Detection circuit and detection method for expansion interface group applied to interface conversion Pending CN113805112A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN202111090831.9A CN113805112A (en) 2021-09-17 2021-09-17 Detection circuit and detection method for expansion interface group applied to interface conversion
TW110141550A TWI777848B (en) 2021-09-17 2021-11-08 Detecting circuit of expansion interface assembly applied to interface conversion and detecting method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111090831.9A CN113805112A (en) 2021-09-17 2021-09-17 Detection circuit and detection method for expansion interface group applied to interface conversion

Publications (1)

Publication Number Publication Date
CN113805112A true CN113805112A (en) 2021-12-17

Family

ID=78895760

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111090831.9A Pending CN113805112A (en) 2021-09-17 2021-09-17 Detection circuit and detection method for expansion interface group applied to interface conversion

Country Status (2)

Country Link
CN (1) CN113805112A (en)
TW (1) TWI777848B (en)

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW435758U (en) * 1999-05-28 2001-05-16 Aten Int Co Ltd Electronic switching apparatus for general-purpose sequential bus interface
CN102207899A (en) * 2010-03-31 2011-10-05 英业达股份有限公司 Device for testing universal serial bus port
US20110309877A1 (en) * 2010-06-21 2011-12-22 Rf Micro Devices, Inc. High voltage charge-pump with a novel feedback control loop
US20140210436A1 (en) * 2013-01-29 2014-07-31 Rf Micro Devices, Inc. Low noise radio frequency switching circuitry
CN106598897A (en) * 2016-12-13 2017-04-26 天津通信广播集团有限公司 Industry bus system self-adaptive to three industry bus protocols and conversion method
CN107077183A (en) * 2015-06-19 2017-08-18 赛普拉斯半导体公司 The low-power of Type C connector subsystems is realized
CN107800421A (en) * 2016-09-01 2018-03-13 联咏科技股份有限公司 Chip, optional pattern buffer circuit and its mode selecting method
CN108155636A (en) * 2016-12-06 2018-06-12 美国亚德诺半导体公司 There is source interface resistance modulation switch
CN112074996A (en) * 2018-04-11 2020-12-11 赛普拉斯半导体公司 Overvoltage protection for universal serial bus type-C (USB-C) connector systems
TWM614161U (en) * 2020-05-21 2021-07-01 立訊精密工業股份有限公司 Multifunctional adapter device

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11112844B2 (en) * 2017-05-24 2021-09-07 Qualcomm Incorporated Universal serial bus (USB) type-C and power delivery port with scalable power architecture

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW435758U (en) * 1999-05-28 2001-05-16 Aten Int Co Ltd Electronic switching apparatus for general-purpose sequential bus interface
CN102207899A (en) * 2010-03-31 2011-10-05 英业达股份有限公司 Device for testing universal serial bus port
US20110309877A1 (en) * 2010-06-21 2011-12-22 Rf Micro Devices, Inc. High voltage charge-pump with a novel feedback control loop
US20140210436A1 (en) * 2013-01-29 2014-07-31 Rf Micro Devices, Inc. Low noise radio frequency switching circuitry
CN107077183A (en) * 2015-06-19 2017-08-18 赛普拉斯半导体公司 The low-power of Type C connector subsystems is realized
CN107491159A (en) * 2015-06-19 2017-12-19 赛普拉斯半导体公司 The low-power of Type C connector subsystems is realized
CN111858432A (en) * 2015-06-19 2020-10-30 赛普拉斯半导体公司 Low power implementation of Type-C connector subsystem
CN107800421A (en) * 2016-09-01 2018-03-13 联咏科技股份有限公司 Chip, optional pattern buffer circuit and its mode selecting method
CN108155636A (en) * 2016-12-06 2018-06-12 美国亚德诺半导体公司 There is source interface resistance modulation switch
CN106598897A (en) * 2016-12-13 2017-04-26 天津通信广播集团有限公司 Industry bus system self-adaptive to three industry bus protocols and conversion method
CN112074996A (en) * 2018-04-11 2020-12-11 赛普拉斯半导体公司 Overvoltage protection for universal serial bus type-C (USB-C) connector systems
TWM614161U (en) * 2020-05-21 2021-07-01 立訊精密工業股份有限公司 Multifunctional adapter device

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
王晓亚等: "RS-232口与RS-485口转换的免供电免控制实现", 无线电通信技术, vol. 29, no. 5, pages 276 - 279 *

Also Published As

Publication number Publication date
TWI777848B (en) 2022-09-11
TW202314530A (en) 2023-04-01

Similar Documents

Publication Publication Date Title
US8040162B2 (en) Switch matrix drive circuit for a power element
KR101062265B1 (en) Step-down switching regulator
CN110706635B (en) Level shift circuit and display panel
KR100716521B1 (en) Level shift circuit and semiconductor device
CN111342541B (en) Power supply switching circuit
CN110690816A (en) Terminal resistor circuit of USB connection port and operation method thereof
CN110199238B (en) Output circuit and method for providing an output current
CN110716601B (en) Voltage control device
US10284074B2 (en) Load switch and method of switching same
JP2024014878A (en) semiconductor equipment
US9318973B2 (en) Driving device
US10903840B2 (en) Pad tracking circuit for high-voltage input-tolerant output buffer
CN113805112A (en) Detection circuit and detection method for expansion interface group applied to interface conversion
US20220321001A1 (en) Power converter
CN112133238B (en) Drive circuit and electronic device
US20060006919A1 (en) Level shift circuit
US10218344B1 (en) Voltage conversion circuit and control circuit thereof
US9350235B2 (en) Switched capacitor voltage converting device and switched capacitor voltage converting method
CN112234804B (en) Driving device, control method thereof and electronic equipment
US11791722B2 (en) Switched capacitor converter circuit and switching converter unit thereof
US11901804B2 (en) Power supplying circuit and power supplying method
TWI767805B (en) Switched capacitor converter circuit and switching converter unit thereof
US11632088B2 (en) Voltage converter and class-D amplifier
CN210536610U (en) Level conversion circuit
CN116405016A (en) Low-voltage PMOS switch circuit, system, control method and control device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination