CN113689635B - Anti-disassembly circuit structure and method for preventing false triggering - Google Patents
Anti-disassembly circuit structure and method for preventing false triggering Download PDFInfo
- Publication number
- CN113689635B CN113689635B CN202110798342.2A CN202110798342A CN113689635B CN 113689635 B CN113689635 B CN 113689635B CN 202110798342 A CN202110798342 A CN 202110798342A CN 113689635 B CN113689635 B CN 113689635B
- Authority
- CN
- China
- Prior art keywords
- signal
- circuit module
- disassembly
- detection circuit
- complementary
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G07—CHECKING-DEVICES
- G07G—REGISTERING THE RECEIPT OF CASH, VALUABLES, OR TOKENS
- G07G1/00—Cash registers
Abstract
The invention discloses an anti-disassembly circuit structure and method for preventing false triggering. The output signal of the anti-disassembly detection circuit and the output signal of the complementary anti-disassembly detection circuit simultaneously enter the anti-disassembly signal stabilizing circuit, the output signal of the anti-disassembly signal stabilizing circuit reaches the corresponding detection port of the safety chip, and meanwhile, the signal output by the redundancy judging circuit is output to the other port of the safety chip. The invention is provided with the complementary anti-disassembly detection circuit and the anti-disassembly signal stabilizing circuit, so that false triggering caused by the failure of the anti-disassembly circuit can be effectively prevented; by combining the redundancy judgment circuit, redundancy judgment is carried out on the received trigger signal at the safety chip end, so that the correctness and stability of the trigger signal on the circuit path can be effectively ensured.
Description
Technical Field
The invention belongs to the field of board-level design and particularly relates to an anti-disassembly circuit structure and method for preventing false triggering.
Background
With the wide application of mobile payment, the use of point-of-sale terminals is increasing, and once the anti-dismantling circuit is triggered, the point-of-sale terminals cannot be used, so that the design of the anti-dismantling circuit for effectively preventing false triggering is urgent.
The anti-disassembly circuit structure is critical to the safety of the point-of-sale terminal, and the design of the anti-disassembly circuit is much explored at present, wherein the low-power consumption design of the anti-disassembly circuit, the signal processing of the multi-path anti-disassembly circuit and the power supply of the anti-disassembly circuit are greatly progressed, but the research on the false triggering phenomenon of the anti-disassembly circuit is not performed. The invention discloses an anti-disassembly circuit structure for preventing false triggering, which has the characteristics of simple structure, wide applicability, multiple judgment and verification, and is suitable for point-of-sale terminals with the anti-false triggering requirement and other board-level anti-disassembly structures.
Disclosure of Invention
The invention provides an anti-disassembly circuit structure for preventing false triggering, which is suitable for board-level anti-disassembly circuit design, can effectively prevent false triggering caused by unstable factors of environment or circuit, and simultaneously adds a redundancy judging circuit to carry out redundancy judgment on anti-disassembly signals, so that the trigger signals received by a final safety chip can be effectively ensured to be real and effective trigger signals.
According to the invention, the tamper detection circuit module (101) is one of main components of the tamper circuit, and the tamper detection circuit is generally designed to directly connect an output signal of the tamper detection circuit module to the security chip, and the complementary tamper detection circuit module (102), the tamper signal stabilizing circuit module (103) and the redundancy judging circuit module (104) are added on the basis of the tamper detection circuit module (101) in the design, so that the security chip can filter out the influence of false triggering on the tamper circuit while receiving an effective trigger signal, and the accuracy of a signal received by the security chip is realized.
In the tamper detection circuit module (101), the tamper detection circuit can have one path of tamper or multiple paths of tamper, the tamper detection circuit module (101) and the complementary tamper detection circuit module (102) have correlation, the correlation coefficient is 1, namely, under the condition of no faults, the signal A generated by the tamper detection circuit module (101) and the signal B generated by the complementary tamper detection circuit module (102) have the characteristic of completely opposite phases.
In the anti-disassembly detection circuit module (101), the generated signal A enters the anti-disassembly signal stabilizing circuit module (103), the anti-disassembly signal stabilizing circuit module (103) receives the signal A generated by the anti-disassembly detection circuit module (101) and the signal B generated by the complementary anti-disassembly detection circuit module (102) simultaneously, and the anti-disassembly stabilizing circuit module (103) performs anti-false triggering screening processing on the signal A and the signal B through judgment logic to generate a final signal C to the port 1 of the safety chip (105).
In the redundancy judgment circuit module (104), the redundancy judgment circuit module (104) judges on the basis of the circuit of the tamper detection circuit module (101) to generate a signal D for filtering misoperation, and the signal D generated by the redundancy judgment circuit module (104) is connected to the port 2 of the safety chip (105).
In the security chip (105), the chip port 1 receives the signal C from the tamper signal stabilizing circuit (103), the chip port 2 receives the signal D from the redundancy judging circuit module (104), and the security chip (105) can have various processing modes: the signal C received by the port 1 can be used as a trigger signal of the whole anti-disassembly structure, and the signal D received by the port 2 can be used as a redundancy supplement judgment signal; for example, in the third embodiment, the signal C and the signal D are the same level signals, or the signal C received at the port 1 and the signal D received at the port 2 may be directly subjected to exclusive-or logic to determine whether the signals are the same, so as to generate a final trigger result. The signal D of the redundancy judging circuit module (104) includes, but is not limited to, signals such as a level, a character, or a character string.
Compared with the prior art, the invention has the beneficial effects that: on one hand, the effect of detecting the trigger signal simultaneously can be achieved through the complementary anti-disassembly detection circuit module (102), and a signal A generated by the anti-disassembly detection circuit module (101) and a signal B generated by the complementary anti-disassembly detection circuit module (102) enter the anti-disassembly stabilizing circuit module (103) simultaneously, and the anti-disassembly stabilizing circuit module (103) is used for identifying the signals, so that the anti-disassembly detection circuit module (101) is effectively prevented from being influenced to generate the false trigger signal; on the other hand, the redundancy judging circuit module (104) can be used for carrying out supplementary judgment on the anti-dismantling circuit, so that trigger signal errors caused on the trigger signal transmission route are prevented.
Drawings
Fig. 1 is a schematic diagram of an anti-disassembly circuit for preventing false triggering by adopting the invention.
Fig. 2 is a schematic diagram of a complementary anti-disassembly circuit module in an anti-disassembly circuit structure for preventing false triggering according to an embodiment of the invention.
Fig. 3 is a schematic diagram of a tamper signal stabilizing circuit module in a tamper circuit structure for preventing false triggering according to a second embodiment of the present invention.
Fig. 4 is a schematic diagram of a redundancy judgment circuit module in an anti-disassembly circuit structure for preventing false triggering according to a third embodiment of the present invention.
Detailed Description
In order to more clearly describe the technical scheme of the invention, the invention is described in detail below with reference to the accompanying drawings and specific embodiments. It should be noted that, on the premise of no conflict, new embodiments may be formed by any combination of the embodiments or technical features described below.
Fig. 1 is a schematic diagram of an anti-disassembly circuit structure for preventing false triggering, which is characterized in that: on the basis of the anti-disassembly detection circuit module (101), a complementary anti-disassembly detection circuit module (102) is added, a signal B generated by the complementary anti-disassembly detection circuit module (102) has opposite phase relation with a signal A generated by the anti-disassembly detection circuit module (101), and the signal A and the signal B are processed by an anti-disassembly signal stabilizing circuit module (103) to generate a final signal C to a safety chip (105), so that false triggering signals generated by self faults or disturbance of the anti-disassembly detection circuit module (101) are avoided; meanwhile, a redundancy judgment circuit module (104) is designed to conduct redundancy judgment on the anti-dismantling signal once, a signal D is generated, the signal D and the signal C are sent to different ports of the safety chip (105), and then the end of the safety chip (105) is compared and judged to generate a final trigger signal, and the trigger signal is processed.
Example 1
Fig. 2 is an example of a complementary tamper circuit module in a tamper circuit structure for preventing false triggering, wherein: the switch is provided with three ports Ki, K1 and K2, the switch is an elastic sheet, the elastic sheet is connected to the K1 under the normal non-triggering condition, at the moment, the K1 end is provided with current to pass through, and the K2 end is not connected to the circuit and is in an open circuit state; when violent dismantling action occurs, the elastic sheet can be connected with the K2 after being sprung out from the K1, at the moment, the K2 end passes through current, and the K1 end is not connected into a circuit and is in an open circuit state.
One connection relationship that may be implemented: ki is connected to power supply circuit module (100), and Kt1 holds and is connected to anti-unpick detection circuit module (101), and Kt2 holds and is connected to complementary anti-unpick detection circuit module (102).
In this embodiment, when the tamper-proof action is not normally performed, the level of the switch Kt1 is high, and at this time, the output signal a of the tamper-proof detection circuit module (101) is a high level signal; the level of the Kt2 end of the switch is low, and the output signal B of the complementary tamper detection circuit module (102) is a low level signal. When violent dismantling action occurs, the level of the Kt1 end of the switch is low, and at the moment, the signal A output by the tamper detection circuit module (101) is a low level signal; the level of the Kt2 end of the switch is high level, and the signal B output by the complementary tamper detection circuit module (102) is a high level signal.
In this embodiment, the signal a and the signal B should be opposite in phase and have a correlation of 1, which are signals generated for the same trigger event, in the case of no failure.
Example two
The anti-disassembly signal stabilizing circuit module in the anti-disassembly circuit structure for preventing false triggering shown in fig. 3 is a circuit structure in a black dotted line frame.
In the embodiment, one end of the anti-dismantling detection circuit module (101) is connected with a power supply Vcc, the other end of the anti-dismantling detection circuit module is connected with a trigger switch K1, and a generated signal A is connected to the anti-dismantling signal stabilizing circuit module (103); one end of the complementary anti-disassembly detection circuit module (102) is connected to the GND end, the other end of the complementary anti-disassembly detection circuit module is connected with the trigger switch K2, and the generated signal B is connected to the anti-disassembly signal stabilizing circuit module (103) through the resistor R2; the component parts of the anti-disassembly signal stabilizing circuit module (103) comprise a resistor-capacitor circuit (106) and a resistor R2, one end of the resistor-capacitor circuit (106) is connected to the GND end, and a signal C at the other end is connected to the port 1 of the safety chip (105).
As a preferred embodiment, in the case of normal no dismantling operation, K1 is in a closed state, signal a is in a high level, K2 is in an open state, signal B is in a low level, the resistor-capacitor circuit (106) is charged, and has a potential difference with respect to GND and is in a high level; the signal received by port 1 of the security chip (105) is signal a, i.e. high. When violent dismantling action occurs, K1 is in an open state, a signal A is in a low level, K2 is in a closed state, the resistance-capacitance circuit (106) discharges through the resistor R2, the switch K2 and the complementary anti-dismantling detection circuit module (102), a signal B is in a low level, and a signal C at the end of the resistance-capacitance circuit (106) is in a low level; the signal a, signal B and signal C received by port 1 of the security chip (105) are all low, i.e. low.
As a preferred embodiment, port 1 of the security chip (105) receives a normal no-trigger signal at a high level, and port 1 of the security chip (105) receives a trigger signal at a low level.
As a preferred embodiment, the resistor-capacitor circuit (106) can act to stabilize the tamper signal when a disturbance or short false trigger signal occurs to an element or circuit in the tamper circuit. When K1 and K2 are in two states other than those described above, the resistor-capacitor circuit (106) can act to stabilize the tamper-evident signal. When K1 and K2 are in a state 1 beyond the description, K1 is closed, and the signal A is in a high level; k2 is also closed, and when the resistor R2 on the circuit where K2 is located forms a path and the signal B is also at a high level, the port 1 of the security chip (105) receives the level signal as a high level. The high level is a normal signal, and false triggering is not caused at this time. When K1 and K2 are in a state 2 which is not described above, K1 is disconnected, and the signal A is in a low level; k2 is also disconnected, and a circuit where K2 is located is opened; the resistor-capacitor circuit (106) is charged before the fault occurs, has a potential difference relative to GND, is at a high level, and is in an off state, and has no discharging path when the port 1 of the safety chip (105) receives a level signal at a high level. The high level is a normal signal, and false triggering is not caused at this time.
In summary, the embodiment can effectively avoid other fault states except the trigger state without generating a trigger signal, thereby effectively preventing false triggering.
Example III
Fig. 4 shows a redundancy judgment circuit module in an anti-disassembly circuit structure for preventing false triggering, specifically a circuit structure in a black dashed box.
In the embodiment, one section end of the anti-dismantling detection circuit module (101) is connected with a power supply Vcc, the other section end of the anti-dismantling detection circuit module is connected with a trigger switch K1, and a generated signal A is connected to the anti-dismantling signal stabilizing circuit module (103); one end of the complementary anti-disassembly detection circuit module (102) is connected to the GND end, the other end of the complementary anti-disassembly detection circuit module is connected with the trigger switch K2, and the generated signal B is connected to the anti-disassembly signal stabilizing circuit module (103) through the resistor R2; the output signal C of the anti-dismantling signal stabilizing circuit module (103) is connected to the port 1 of the security chip (105); the redundancy judging circuit module (104) is composed of an NMOS tube, wherein the grid electrode of the NMOS tube is connected to the signal A, the source electrode of the NMOS tube is connected to the power supply Vcc end, the drain electrode of the NMOS tube is the signal D, and the NMOS tube is connected to the port 2 of the safety chip (105).
As a preferred embodiment, under normal conditions, K1 is in a closed state and signal a is high; the grid electrode and the source electrode of the NMOS tube are in a high level, the NMOS tube is in a conducting state, and the signal D of the drain electrode is in a high level; the signal received by port 2 of the security chip (105) is high, and is the same as the signal received by port 1 of the security chip (105). When violent dismantling action occurs, K1 is in an off state, and a signal A is in a low level; the grid electrode of the NMOS tube is in a low level, the NMOS tube is in a cut-off state, and the signal D of the drain electrode is in a low level; the signal received by port 2 of the security chip (105) is low, the same as the signal received by port 1 of the security chip (105).
As a preferred embodiment, the security chip (105) may compare the signals received by the port 1 and the port 2, and when the signals are the same, determine the trigger signal received by the port 1 as a final trigger signal, and perform corresponding processing on the trigger signal; if the signals are different, indicating that false triggering is possible, the chip can select to perform corresponding security operations, including but not limited to shutting down the communication function or erasing the root key.
The above embodiments are preferred embodiments of the present invention, and are not intended to limit the scope of the present invention, but any insubstantial changes and substitutions made by those skilled in the art on the basis of the present invention are intended to fall within the scope of the present invention as claimed.
Claims (6)
1. An anti-disassembly circuit structure for preventing false triggering, comprising: the anti-disassembly circuit comprises a power supply circuit module (100), an anti-disassembly detection circuit module (101), a complementary anti-disassembly detection circuit module (102), an anti-disassembly signal stabilizing circuit module (103), a redundancy judging circuit module (104) and a safety chip (105); the power supply circuit module (100) provides power, the anti-dismantling detection circuit module (101) generates a signal A according to whether illegal dismantling operation exists outside, and the signal A enters the anti-dismantling signal stabilizing circuit module (103); the complementary anti-disassembly detection circuit module (102) and the anti-disassembly detection circuit module (101) detect the same illegal disassembly operation, the generated signal and the signal generated by the anti-disassembly detection circuit module (101) are complementary signals, the complementary anti-disassembly detection circuit module (102) generates a signal B according to whether the illegal disassembly operation exists outside, and the signal B enters the anti-disassembly signal stabilizing circuit module (103); the anti-dismantling signal stabilizing circuit module (103) judges the received signal A and the signal B, finally generates a signal C after error touch filtering, and the signal C is connected to the port 1 of the security chip (105); the redundancy judging circuit module (104) directly judges the signal generated by the tamper detection circuit module (101) again to generate a signal D which is connected to the port 2 of the safety chip (105); one end of the anti-dismantling detection circuit module (101) is connected with a power supply Vcc, the other end of the anti-dismantling detection circuit module is connected with a trigger switch K1, and a generated signal A is connected to the anti-dismantling signal stabilizing circuit module (103); one end of the complementary anti-disassembly detection circuit module (102) is connected to the GND end, the other end of the complementary anti-disassembly detection circuit module is connected with the trigger switch K2, and the generated signal B is connected to the anti-disassembly signal stabilizing circuit module (103) through the resistor R2; the component parts of the anti-disassembly signal stabilizing circuit module (103) comprise a resistance-capacitance circuit (106) and a resistor R2, one end of the resistance-capacitance circuit (106) is connected to the GND end, and a signal C at the other end is connected to the port 1 of the safety chip (105); the redundancy judging circuit module (104) comprises an NMOS tube, wherein the grid electrode of the NMOS tube is connected to a signal A, the source electrode of the NMOS tube is connected to the Vcc end of a power supply, the drain electrode of the NMOS tube is a signal D, and the NMOS tube is connected to the port 2 of the safety chip (105); under the condition that the dismantling action is not performed, K1 is in a closed state, a signal A is in a high level, K2 is in an open state, a signal B is in a low level, and a resistance capacitance circuit (106) outputs a signal C to be in a high level; the signal received by the port 1 of the security chip (105) is high level; when the violent dismantling operation occurs, the signal K1 is in an open state, the signal A is in a low level, the signal K2 is in a closed state, the signal B is in a low level, the signal C output by the resistor-capacitor circuit (106) is in a low level, and the signal received by the port 1 of the safety chip (105) is in a low level.
2. The false triggering prevention tamper circuit arrangement of claim 1, wherein said complementary tamper detection circuit module (102) has complementary type confirmation of signal a generated by said tamper detection circuit module (101), said generated signal B being a complementary type signal of signal a; the signal A and the signal B are two complementary signals generated for the same anti-dismantling action, and the phases of the two complementary signals are opposite.
3. The anti-disassembly circuit structure for preventing false triggering according to claim 1, wherein the anti-disassembly signal stabilizing circuit module (103) has a function of filtering false triggering for a received signal, so that the correctness of a signal C output to the security chip (105) is not affected when the anti-disassembly detecting circuit module (101) or the complementary anti-disassembly detecting circuit module (102) generates false triggering.
4. The anti-disassembly circuit structure for preventing false triggering according to claim 1, wherein the redundancy judging circuit module (104) performs redundancy judgment on a signal C output by the anti-disassembly signal stabilizing circuit module (103), a signal D generated by the redundancy judging circuit module (104) is connected to a port 2 of the security chip (105), and the signal D generated by the redundancy judging circuit module (104) can be a level signal, a character signal or a character string signal.
5. A tamper-evident circuit arrangement for preventing false triggering according to claim 1, characterized in that the security chip (105) has two ports for receiving trigger signals: the port 1 receives a signal C sent by the anti-dismantling signal stabilizing circuit module (103), the port 2 receives a signal D sent by the redundancy judging circuit module (104), the signal D forms primary redundancy judgment on the signal C, the safety chip (105) receives the signal C and the signal D at the same time, the signal D is used as complementary judgment of the signal C, and different judging logics are designed according to the signal D.
6. A tamper circuit method for preventing false triggering based on the tamper circuit structure of claim 1, characterized in that the measures comprise: measure one: the method comprises the steps that whether violent anti-disassembly actions exist in an environment is detected, a signal A is generated by an anti-disassembly detection circuit module (101), and a signal B is generated by a complementary anti-disassembly detection circuit module (102); and a second measure: the anti-dismantling signal stabilizing circuit module (103) carries out logic processing on the received signal A and the received signal B, filters false triggering signals and generates a signal C; and step three: according to the signal generated by the tamper detection circuit module (101), the redundancy judgment circuit module (104) generates a signal D; and a fourth measure: the safety chip (105) combines the received signal C and the signal D, judges whether false triggering exists or not by judging whether the signal C and the signal D are triggering signals at the same time, and performs corresponding safety operation.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110798342.2A CN113689635B (en) | 2021-07-15 | 2021-07-15 | Anti-disassembly circuit structure and method for preventing false triggering |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110798342.2A CN113689635B (en) | 2021-07-15 | 2021-07-15 | Anti-disassembly circuit structure and method for preventing false triggering |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113689635A CN113689635A (en) | 2021-11-23 |
| CN113689635B true CN113689635B (en) | 2023-05-12 |
Family
ID=78577152
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110798342.2A Active CN113689635B (en) | 2021-07-15 | 2021-07-15 | Anti-disassembly circuit structure and method for preventing false triggering |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113689635B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7046122B1 (en) * | 1998-11-07 | 2006-05-16 | Ian J Forster | Receiver circuit |
| CN206270396U (en) * | 2016-11-24 | 2017-06-20 | 北京万集科技股份有限公司 | Dress OBU on-off models detection circuit before a kind of |
| CN210836170U (en) * | 2019-10-23 | 2020-06-23 | 北京万集科技股份有限公司 | Anti-dismounting device of electronic tags |
| US11018666B1 (en) * | 2020-02-20 | 2021-05-25 | Abb Schweiz Ag | Thyristor current interrupter and auxiliary quasi-resonant turn-off unit |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105427441A (en) * | 2015-12-21 | 2016-03-23 | 天津中兴智联科技有限公司 | Novel electronic tag anti-disassembling method and novel electronic tag anti-disassembling system |
| CN208296905U (en) * | 2018-06-22 | 2018-12-28 | 南京水门电子有限公司 | Mechanical pick-up device formula electronic water meter |
| CN111796545B (en) * | 2020-07-20 | 2021-09-14 | 艾体威尔电子技术(北京)有限公司 | Anti-shock false-triggering safety mechanism system |
| CN213399672U (en) * | 2020-10-16 | 2021-06-08 | 金丹财税服务(湖南)有限公司 | Portable tax device |
-
2021
- 2021-07-15 CN CN202110798342.2A patent/CN113689635B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7046122B1 (en) * | 1998-11-07 | 2006-05-16 | Ian J Forster | Receiver circuit |
| CN206270396U (en) * | 2016-11-24 | 2017-06-20 | 北京万集科技股份有限公司 | Dress OBU on-off models detection circuit before a kind of |
| CN210836170U (en) * | 2019-10-23 | 2020-06-23 | 北京万集科技股份有限公司 | Anti-dismounting device of electronic tags |
| US11018666B1 (en) * | 2020-02-20 | 2021-05-25 | Abb Schweiz Ag | Thyristor current interrupter and auxiliary quasi-resonant turn-off unit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113689635A (en) | 2021-11-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11728640B2 (en) | Secured fault detection in a power substation | |
| US9762049B2 (en) | Ground fault circuit interrupter (GFCI) monitor | |
| TWI614634B (en) | Method and apparatus for detecting fault injection | |
| US9303953B2 (en) | Digital system for the detection of variations in operating conditions of an integrated circuit | |
| AU661361B2 (en) | Fail-safe condition sensing circuit for the detection of flame | |
| CN102183720B (en) | Safety digital quantity acquiring circuit and realizing method thereof | |
| US20110188159A1 (en) | Method and device for supervising secondary circuit of instrument transformer in power system | |
| CN111670366B (en) | Voltage attack detection circuit and chip | |
| CN104715121A (en) | Circuit safety design method for defending against threat of hardware Trojan horse based on triple modular redundancy | |
| CN103712642B (en) | A kind of method and device realizing safety detector oneself detection | |
| CN109669823A (en) | Anti- Multiple-bit upsets error chip reinforcement means based on modified triple-modular redundancy system | |
| CN113689635B (en) | Anti-disassembly circuit structure and method for preventing false triggering | |
| US20220334936A1 (en) | Testing of lockstep architecture in system-on-chips | |
| CN103529281A (en) | Voltage detection circuit with functions of complete coverage and real-time self-diagnosis, electronic equipment and automobile | |
| US9645192B2 (en) | Ground fault circuit interrupter and method | |
| Zimmerman et al. | A practical approach to line current differential testing | |
| US20200285780A1 (en) | Cross domain voltage glitch detection circuit for enhancing chip security | |
| KR102160071B1 (en) | Methods and apparatuses for protecting microgrid based on fuzzy | |
| EP3291127B1 (en) | Active tamper detection circuit with bypass detection and method therefor | |
| JPH06253449A (en) | Power supply system | |
| JP4641643B2 (en) | Delay circuit | |
| JPS58146864A (en) | Phase detecting device | |
| CN220359142U (en) | Quick and reliable response circuit for INTER X86 platform FUSA signal | |
| An et al. | On-chip glitch-free backup clock changer with noise canceller and edge detector for safety MCU clock system | |
| US6559682B1 (en) | Dual-mixer loss of signal detection circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |