CN113659991A - Control circuit and method of analog-to-digital converter and electronic device - Google Patents

Control circuit and method of analog-to-digital converter and electronic device Download PDF

Info

Publication number
CN113659991A
CN113659991A CN202110875120.6A CN202110875120A CN113659991A CN 113659991 A CN113659991 A CN 113659991A CN 202110875120 A CN202110875120 A CN 202110875120A CN 113659991 A CN113659991 A CN 113659991A
Authority
CN
China
Prior art keywords
resistor
analog
digital converter
field effect
switch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202110875120.6A
Other languages
Chinese (zh)
Other versions
CN113659991B (en
Inventor
王本川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing Thinking Semiconductor Technology Co ltd
Original Assignee
Beijing Thinking Semiconductor Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing Thinking Semiconductor Technology Co ltd filed Critical Beijing Thinking Semiconductor Technology Co ltd
Priority to CN202110875120.6A priority Critical patent/CN113659991B/en
Publication of CN113659991A publication Critical patent/CN113659991A/en
Application granted granted Critical
Publication of CN113659991B publication Critical patent/CN113659991B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00Conversion of analogue values to or from differential modulation
    • H03M3/30Delta-sigma modulation
    • H03M3/458Analogue/digital converters using delta-sigma modulation as an intermediate step
    • H03M3/478Means for controlling the correspondence between the range of the input signal and the range of signals the converter can handle; Means for out-of-range indication

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

The present disclosure relates to a control circuit, a method and an electronic device for an analog-to-digital converter, and relates to the technical field of circuits, wherein the control circuit includes an analog-to-digital converter, a first adjusting module, a second adjusting module and a voltage control module, wherein the first adjusting module and the second adjusting module are respectively configured to copy input resistances of a first input terminal and a second input terminal of the analog-to-digital converter according to a preset ratio to adjust a signal range of a differential signal. The voltage control module is used for controlling the voltage output by the voltage control module to be equal to the common-mode reference voltage, wherein the common-mode reference voltage is matched with the signal range of the differential signal, and therefore the full-scale programming of the differential signal of the analog-to-digital converter is achieved. Meanwhile, the voltage control module is used for controlling the voltage output by the voltage control module to be equal to the common-mode reference voltage, wherein the common-mode reference voltage is matched with the signal range of the differential signal, so that the analog-to-digital converter can realize the programmable full-scale adjustment across the voltage domain.

Description

Control circuit and method of analog-to-digital converter and electronic device
Technical Field
The present disclosure relates to the field of circuit technologies, and in particular, to a control circuit and method for an analog-to-digital converter, and an electronic device.
Background
Continuous-time Sigma-Delta analog-to-digital converters are feedback loops that are susceptible to overload when the input signal amplitude exceeds the full-scale input range of the analog-to-digital converter. When the overload condition disappears, the feedback loop needs to wait for several clock cycles to recover, and there is also a case that the recovery cannot be performed. During this time, the output data of the analog-to-digital converter is damaged and the signal-to-noise ratio is severely reduced.
In order to control power consumption, the supply voltage of a continuous-time Sigma-Delta analog-to-digital converter is usually low, and the analog-to-digital converter in the related art can only adjust the full scale in the range of the low supply voltage at most. In order to obtain a higher dynamic range of the signal, a front-end circuit of the analog-to-digital converter may use a higher power supply voltage, which may result in a limited adjustable full-scale range of the analog-to-digital converter. Therefore, improvements in analog-to-digital converters are needed.
Disclosure of Invention
It is an object of the present disclosure to provide a control circuit, a method and an electronic device of an analog-to-digital converter to solve the above technical problems in whole or in part.
According to a first aspect of the embodiments of the present disclosure, there is provided a control circuit of an analog-to-digital converter, including:
the device comprises an analog-to-digital converter, a first adjusting module, a second adjusting module and a voltage control module;
the first end of the first regulating module is used for receiving a first component of a differential signal, the second end of the first regulating module is connected with the first input end of the analog-to-digital converter, the first end of the second regulating module is used for receiving a second component of the differential signal, and the second end of the second regulating module is connected with the second input end of the analog-to-digital converter;
a first input end and a second input end of the voltage control module are respectively connected with a power supply end for outputting power supply voltage and a reference voltage end for outputting common-mode reference voltage, a first output end of the voltage control module is connected between the first regulating module and the first input end of the analog-to-digital converter, and a second output end of the voltage control module is connected between the second regulating module and the second input end of the analog-to-digital converter;
the first adjusting module and the second adjusting module are respectively used for copying input resistors of a first input end and a second input end of the analog-to-digital converter according to a preset proportion so as to adjust a signal range of a differential signal input to the analog-to-digital converter;
the voltage control module is used for controlling the voltage output by the voltage control module to be equal to the common-mode reference voltage, wherein the common-mode reference voltage is matched with the signal range of the differential signal input into the analog-to-digital converter.
In some embodiments, the voltage control module comprises a switching unit, a voltage detection unit, and an operational amplifier unit, wherein:
the input end of the switch unit is connected with the power end, the first output end of the switch unit is connected between the first adjusting module and the first input end of the analog-to-digital converter, and the second output end of the switch unit is connected between the second adjusting module and the second input end of the analog-to-digital converter;
a first end and a second end of the voltage detection unit are respectively connected with the first output end and the second output end of the switch unit, the output end of the voltage detection unit is connected with a first input end of the operational amplifier unit, a second input end of the operational amplifier unit is connected with the reference voltage end, and a signal output end of the operational amplifier unit is connected with a control end of the switch unit;
the voltage detection unit is used for detecting the output voltage of the switch unit;
the operational amplifier unit is used for controlling the output voltage of the switch unit to be equal to the common-mode reference voltage according to the output voltage detected by the voltage detection unit and the common-mode reference voltage.
In some embodiments, the switching unit includes:
a grid electrode of the first field effect transistor is connected with a signal output end of the operational amplifier unit, a source electrode of the first field effect transistor is connected with the power supply end, and a drain electrode of the first field effect transistor is connected between the first adjusting module and a first input end of the analog-to-digital converter;
and the grid electrode of the second field effect transistor is connected with the signal output end of the operational amplifier unit, the source electrode of the second field effect transistor is connected with the power supply end, and the drain electrode of the second field effect transistor is connected between the second regulating module and the second input end of the analog-to-digital converter.
In some embodiments, the switching unit further comprises:
a first capacitor, a first end of which is connected with the power supply end;
and the first end of the first resistor is connected with the second end of the first capacitor, and the second end of the first resistor is connected between the signal output end of the operational amplifier unit and the grid electrode of the first field-effect tube.
In some embodiments, the voltage detection unit includes:
the circuit comprises a second resistor, a third resistor, a second capacitor and a third capacitor;
the first end of the second resistor is connected with the drain electrode of the first field effect transistor, the second end of the second resistor is connected with the first end of the third resistor, the second end of the third resistor is connected with the drain electrode of the second field effect transistor, and the second end of the second resistor is connected with the first input end of the operational amplifier unit;
the first end of the second capacitor is connected with the drain electrode of the first field effect transistor, the second end of the second capacitor is connected with the first end of the third capacitor, the second end of the third capacitor is connected with the drain electrode of the second field effect transistor, and the second end of the second capacitor is connected between the second end of the second resistor and the first end of the third resistor.
In some embodiments, the operational amplifier unit comprises:
the power supply comprises a third field effect transistor, a fourth field effect transistor, a fifth field effect transistor, a sixth field effect transistor and a current source;
the grid electrode of the third field effect tube is connected with the reference voltage end, the source electrode of the third field effect tube is connected with the source electrode of the fourth field effect tube, the grid electrode of the fourth field effect tube is connected with the output end of the voltage detection unit, the drain electrode of the fourth field effect tube is connected with the drain electrode of the sixth field effect tube, the source electrode of the sixth field effect tube is connected with the power supply end, the grid electrode of the sixth field effect tube is connected with the grid electrode of the fifth field effect tube, the grid electrode of the sixth field effect tube is connected with the drain electrode of the fourth field effect tube, the source electrode of the fifth field effect tube is connected with the power supply end, and the drain electrode of the fifth field effect tube is connected with the drain electrode of the third field effect tube;
the drain electrode of the third field effect transistor is used as the signal output end of the operational amplifier unit and is connected with the control end of the switch unit;
the output end of the current source is connected between the source electrode of the third field effect transistor and the source electrode of the fourth field effect transistor, and the current source is grounded.
In some embodiments, the first adjustment module comprises:
a fourth resistor, a fifth resistor, a sixth resistor, a seventh resistor, a first switch, a second switch and a third switch;
the fourth resistor, the fifth resistor, the sixth resistor and the seventh resistor are sequentially connected in series, one end of the fourth resistor is used for receiving the first component, and one end of the seventh resistor is connected with the first input end of the analog-to-digital converter;
a first end of the first switch is connected between the sixth resistor and the seventh resistor, and a second end of the first switch is connected with a first input end of the analog-to-digital converter;
a first end of the second switch is connected between the fifth resistor and the sixth resistor, and a second end of the second switch is connected with a first input end of the analog-to-digital converter;
the first end of the third switch is connected between the fourth resistor and the fifth resistor, and the second end of the third switch is connected with the first input end of the analog-to-digital converter.
In some embodiments, the second adjustment module comprises:
an eighth resistor, a ninth resistor, a tenth resistor, an eleventh resistor, a fourth switch, a fifth switch, and a sixth switch;
the eighth resistor, the ninth resistor, the tenth resistor and the eleventh resistor are sequentially connected in series, one end of the eighth resistor is used for receiving the second component, and one end of the eleventh resistor is connected with the second input end of the analog-to-digital converter;
a first end of the fourth switch is connected between the tenth resistor and the eleventh resistor, and a second end of the fourth switch is connected with a second input end of the analog-to-digital converter;
a first end of the fifth switch is connected between the ninth resistor and the tenth resistor, and a second end of the fifth switch is connected with a second input end of the analog-to-digital converter;
a first end of the sixth switch is connected between the eighth resistor and the ninth resistor, and a second end of the sixth switch is connected to the second input end of the analog-to-digital converter.
According to a second aspect of the embodiments of the present disclosure, there is provided a control method of an analog-to-digital converter, applied to a control circuit of the analog-to-digital converter according to the first aspect, the method including:
controlling the first adjusting module and the second adjusting module to copy input resistors of a first input end and a second input end of the analog-to-digital converter according to a preset proportion respectively so as to adjust a signal range of a differential signal input to the analog-to-digital converter;
and controlling the voltage output by the voltage control module to be equal to the common-mode reference voltage, wherein the common-mode reference voltage is matched with the signal range of the differential signal input into the analog-to-digital converter.
According to a third aspect of embodiments of the present disclosure, there is provided an electronic device comprising the control circuit of the analog-to-digital converter as described in the first aspect.
Through the technical scheme, the first adjusting module and the second adjusting module are respectively used for copying the input resistors of the first input end and the second input end of the analog-to-digital converter according to the preset proportion so as to adjust the signal range of the differential signal, and therefore full-scale programming of the differential signal of the analog-to-digital converter is achieved. Meanwhile, the voltage control module is used for controlling the voltage output by the voltage control module to be equal to the common-mode reference voltage, wherein the common-mode reference voltage is matched with the signal range of the differential signal, so that the analog-to-digital converter can realize the programmable full-scale adjustment across the voltage domain.
Additional features and advantages of the disclosure will be set forth in the detailed description which follows.
Drawings
The accompanying drawings, which are included to provide a further understanding of the disclosure and are incorporated in and constitute a part of this specification, illustrate embodiments of the disclosure and together with the description serve to explain the disclosure without limiting the disclosure. In the drawings:
FIG. 1 is a block diagram illustrating a control circuit of an analog-to-digital converter in accordance with an exemplary embodiment;
FIG. 2 is a circuit connection schematic diagram of a control circuit of an analog-to-digital converter, according to an exemplary embodiment;
fig. 3 is a flow chart illustrating a method of controlling an analog-to-digital converter according to an exemplary embodiment.
Detailed Description
The following detailed description of specific embodiments of the present disclosure is provided in connection with the accompanying drawings. It should be understood that the detailed description and specific examples, while indicating the present disclosure, are given by way of illustration and explanation only, not limitation.
Fig. 1 is a schematic diagram illustrating a structure of a control circuit of an analog-to-digital converter according to an exemplary embodiment. As shown in fig. 1, the control circuit of the analog-to-digital converter may include an analog-to-digital converter 101, a first regulation module 102, a second regulation module 103, and a voltage control module 104.
A first end of the first adjusting module 102 is configured to receive a first component VINP of a differential signal, a second end of the first adjusting module 102 is connected to a first input end of the analog-to-digital converter 101, a first end of the second adjusting module 103 is configured to receive a second component VINN of the differential signal, and a second end of the second adjusting module 103 is connected to a second input end of the analog-to-digital converter 101;
a first input terminal and a second input terminal of the voltage control module 104 are respectively connected to a power supply terminal VDDH for outputting a power supply voltage and a reference voltage terminal VCM for outputting a common-mode reference voltage, a first output terminal of the voltage control module 104 is connected between the first adjusting module 102 and the first input terminal of the analog-to-digital converter 101, and a second output terminal of the voltage control module 104 is connected between the second adjusting module 103 and the second input terminal of the analog-to-digital converter 101.
Here, the first adjusting module 102 and the second adjusting module 103 are configured to copy the input resistances of the first input terminal and the second input terminal of the analog-to-digital converter 101 according to a preset ratio to adjust the signal range of the differential signal. The voltage control module 104 is configured to control the voltage output by the voltage control module 104 to be equal to a common-mode reference voltage, where the common-mode reference voltage matches a signal range of the differential signal input to the analog-to-digital converter 101. The first adjusting module 102 and the second adjusting module 103 may receive a control signal, and in response to the control signal, copy the input resistances of the first input terminal and the second input terminal of the analog-to-digital converter 101 according to the proportion indicated by the control signal, thereby implementing the differential signal full-scale programming of the analog-to-digital converter 101. Meanwhile, the voltage control module 104 adjusts the common-mode voltage of the input signal of the analog-to-digital converter 101 to be equal to the common-mode reference voltage, so that the analog-to-digital converter 101 can realize programmable full-scale adjustment across the voltage domain.
It is worth mentioning that the common mode reference voltage is matched to the signal range of the differential signal to be adjusted, i.e. the common mode reference voltage may be determined according to the preset range.
Fig. 2 is a circuit connection schematic diagram of a control circuit of an analog-to-digital converter shown in accordance with an example embodiment. As shown in fig. 2, in some implementation implementations, the voltage control module 104 includes a switch unit 1041, a voltage detection unit 1042, and an operational amplifier unit 1043.
An input end of the switch unit 1041 is connected to the power source terminal VDDH, a first output end of the switch unit 1041 is connected between the first adjusting module 102 and a first input end of the analog-to-digital converter 101, and a second output end of the switch unit 1041 is connected between the second adjusting module 103 and a second input end of the analog-to-digital converter 101;
a first end and a second end of the voltage detection unit 1042 are connected to the first output end and the second output end of the switch unit 1041, respectively, an output end of the voltage detection unit 1042 is connected to a first input end of the operational amplifier unit 1043, a second input end of the operational amplifier unit 1043 is connected to the reference voltage end VCM, and a signal output end of the operational amplifier unit 1043 is connected to a control end of the switch unit 1041.
Here, the voltage detecting unit 1042 is configured to detect an output voltage of the switching unit 1041 and feed back the detected output voltage to the operational amplifier unit 1043, and the operational amplifier unit 1043 is configured to control the output voltage of the switching unit 1041 to be equal to the common mode reference voltage according to the output voltage detected by the voltage detecting unit 1042 and the common mode reference voltage.
As shown in fig. 2, in some embodiments, the switching unit 1041 includes:
a first fet P3, a gate of which is connected to the signal output terminal of the operational amplifier unit 1043, a source of the first fet P3 is connected to the power supply terminal VDDH, and a drain of the first fet P3 is connected between the first regulator module 102 and the first input terminal of the analog-to-digital converter 101;
a second fet P4, a gate of which is connected to the signal output terminal of the operational amplifier unit 1043, a source of the second fet P4 is connected to the power supply terminal VDDH, and a drain of the second fet P4 is connected between the second regulator module 103 and the second input terminal of the analog-to-digital converter 101.
Here, the first fet P3 and the first fet P3 may be P-type fets, and an operational amplifier feedback loop is formed by the first fet P3, the second fet P4, and the operational amplifier unit 1043, and the voltage detected by the voltage detecting unit 1042 is fed back to the operational amplifier unit 1043.
As shown in fig. 2, in some embodiments, the switch unit 1041 may further include a first capacitor C1 and a first resistor R1, wherein a first terminal of the first capacitor C1 is connected to the power supply terminal VDDH, a second terminal of the first capacitor C1 is connected to a first terminal of the first resistor R1, and a second terminal of the first resistor R1 is connected between the signal output terminal of the operational amplifier unit 1043 and the gate of the first fet P3.
Here, the first capacitor C1 and the first resistor R1 constitute a phase compensation circuit, and phase compensation can be performed through the first capacitor C1 and the first resistor R1 to stabilize the phase within a predetermined range, such as 60 degrees.
As shown in fig. 2, in some implementations, the voltage detecting unit 1042 may include a second resistor R2, a third resistor R3, a second capacitor C2, and a third capacitor C3.
A first end of a second resistor R2 is connected to the drain of the first fet P3, a second end of the second resistor R2 is connected to a first end of the third resistor R3, a second end of the third resistor R3 is connected to the drain of the second fet P4, and a second end of the second resistor R2 is connected to the first input terminal of the operational amplifier unit 1043;
a first end of the second capacitor C2 is connected to the drain of the first fet P3, a second end of the second capacitor C2 is connected to a first end of the third capacitor C3, a second end of the third capacitor C3 is connected to the drain of the second fet P4, and a second end of the second capacitor C2 is connected between a second end of the second resistor R2 and a first end of the third resistor R3.
Here, the second resistor R2, the third resistor R3, the second capacitor C2, and the third capacitor C3 form a voltage detection circuit, which can detect the output voltage of the switch unit 1041, and further feed the detected output voltage back to the operational amplifier unit 1043, and the operational amplifier unit 1043 adjusts the output voltage of the switch unit 1041 according to the output voltage detected by the voltage detection unit 1042 and the common-mode reference voltage, so that the output voltage of the switch unit 1041 is equal to the common-mode reference voltage, and the common-mode voltage of the analog-to-digital converter 101 can be matched with the signal range of the input differential signal.
As shown in fig. 2, in some implementation manners, the operational amplifier unit 1043 may include a third fet N1, a fourth fet N2, a fifth fet P1, a sixth fet P2, and a current source I1.
Wherein a gate of a third fet N1 is connected to the reference voltage terminal VCM, a source of the third fet N1 is connected to the source of the fourth fet N2, a gate of the fourth fet N2 is connected to the output terminal of the voltage detecting unit 1042, a drain of the fourth fet N2 is connected to the drain of the sixth fet P2, a source of the sixth fet P2 is connected to the power source terminal VDDH, a gate of the sixth fet P2 is connected to the gate of the fifth fet P1, a gate of the sixth fet P2 is connected to the drain of the fourth fet N2, a source of the fifth fet P1 is connected to the power source terminal VDDH, and a drain of the fifth fet P1 is connected to the drain of the third fet N1;
the drain of the third field-effect transistor N1 is connected to the control end of the switch unit 1041 as the signal output end of the operational amplifier unit 1043;
the output end of the current source I1 is connected between the source electrode of the third field effect transistor N1 and the source electrode of the fourth field effect transistor N2, and the current source I1 is grounded.
Here, the gate of the third fet N1 is connected to the reference voltage terminal VCM for receiving the common mode reference voltage. The reference voltage terminal VCM may be a port provided on the electronic device for outputting a common mode reference voltage. The common mode reference voltage may be adjusted by a controller of the electronic device according to a signal range of the differential signal.
It should be understood that the third fet N1 and the fourth fet N2 may be N-type fets, the third fet N1 and the fourth fet N2 both form an operational amplifier differential pair, the gate of the fourth fet N2 is used as the positive input terminal of the operational amplifier unit 1043, and the gate of the third fet N1 is used as the negative input terminal of the operational amplifier unit 1043.
In some examples, the fifth fet P1 and the sixth fet P2 may be P-type fets. The sixth fet P2 is connected to the drain of the third fet N1, and the drain of the third fet N1 is connected to the gate of the first fet P3 and the gate of the second fet P4, respectively, as the signal output terminal of the operational amplifier unit 1043.
It should be noted that the first fet P3 and the second fet P4 are always in a conducting state, and the operational amplifier unit 1043 adjusts the gate voltages of the first fet P3 and the second fet P4, so as to control the output voltages of the first fet P3 and the second fet P4.
In some implementations, the analog-to-digital converter 101 may include a Sigma-Delta type analog-to-digital converter 101, and as shown in fig. 2, the analog-to-digital converter 101 may include a twelfth resistor R12, a thirteenth resistor R13, a first operational amplifier 1011, a fourth capacitor C4, a fifth capacitor C5, a fourteenth resistor R14, a fifteenth resistor R15, a second operational amplifier 1012, a sixth capacitor C6, a seventh capacitor C7, a sixteenth resistor R16, a seventeenth resistor R17, a third operational amplifier 1013, an eighth capacitor C8, a ninth capacitor C9, a quantizer 1014, a first digital-to-analog converter 1015, and a second digital-to-analog converter 1016.
Wherein, a first end of the twelfth resistor R12 is used as a first input end of the analog-to-digital converter 101 for receiving a first component VINP of the differential signal, a second end of the twelfth resistor R12 is connected with a first input end of the first operational amplifier 1011, a first end of the thirteenth resistor R13 is used as a second input end of the analog-to-digital converter 101 for receiving a second component VINN of the differential signal, a second end of the thirteenth resistor R13 is connected with a second input end of the first operational amplifier 1011, a first output end and a second output end of the first operational amplifier 1011 are respectively connected with a first end of the fourteenth resistor R14 and a first end of the fifteenth resistor R15, a second end of the fourteenth resistor R14 and a second end of the fifteenth resistor R15 are respectively connected with a first input end and a second input end of the second operational amplifier 1012, a first output end of the second operational amplifier 1012 is connected with a first end of the sixteenth resistor R16 and a first end of the seventeenth resistor R17, a second output terminal of the second operational amplifier 1012 is connected to a first terminal of a sixteenth resistor R16 and a first terminal of a seventeenth resistor R17, a second terminal of the sixteenth resistor R16 and a second terminal of the seventeenth resistor R17 are respectively connected to a first input terminal and a second input terminal of the third operational amplifier 1013, a first output terminal and a second output terminal of the third operational amplifier 1013 are respectively connected to an input terminal of a quantizer 1014, and an output terminal of the quantizer 1014 is respectively connected to an input terminal of the first digital-to-analog converter 1015 and an input terminal of the second digital-to-analog converter 1016.
A first output terminal of the first digital-to-analog converter 1015 is connected between the second terminal of the thirteenth resistor R13 and the second input terminal of the first operational amplifier 1011, and a second output terminal of the first digital-to-analog converter 1015 is connected between the second terminal of the twelfth resistor R12 and the first input terminal of the first operational amplifier 1011. A first output terminal of the second digital-to-analog converter 1016 is connected between the second terminal of the seventeenth resistor R17 and the second input terminal of the third operational amplifier 1013, and a second output terminal of the first digital-to-analog converter 1015 is connected between the second terminal of the sixteenth resistor R16 and the first input terminal of the third operational amplifier 1013.
First and second ends of the fourth capacitor C4 are connected to first and second input terminals and a first output terminal of the first operational amplifier 1011, respectively, and first and second ends of the fifth capacitor C5 are connected to second and second input terminals and a second output terminal of the first operational amplifier 1011, respectively.
First and second terminals of a sixth capacitor C6 are connected to first input and first output terminals of the second operational amplifier 1012, respectively, and first and second terminals of a seventh capacitor C7 are connected to second input and second output terminals of the second operational amplifier 1012, respectively.
First and second terminals of the eighth capacitor C8 are connected to first and second input terminals and a first output terminal of the third operational amplifier 1013, respectively, and first and second terminals of the ninth capacitor C9 are connected to second and second input terminals and a second output terminal of the third operational amplifier 1013, respectively.
It should be understood that the twelfth resistor R12, the fourth capacitor C4, and the first operational amplifier 1011 form a first stage RC integrator, the fourteenth resistor R14, the sixth capacitor C6, and the second operational amplifier 1012 form a second stage RC integrator, and the sixteenth resistor R16, the eighth capacitor C8, and the third operational amplifier 1013 form a third stage RC integrator.
As shown in fig. 2, in some implementations, the first adjusting module 102 includes a fourth resistor R4, a fifth resistor R5, a sixth resistor R6, a seventh resistor R7, a first switch S1, a second switch S2, and a third switch S3.
The fourth resistor R4, the fifth resistor R5, the sixth resistor R6 and the seventh resistor R7 are sequentially connected in series, one end of the fourth resistor R4 is used for receiving the first component VINP, and one end of the seventh resistor R7 is connected to the first input end of the analog-to-digital converter 101;
a first terminal of the first switch S1 is connected between the sixth resistor R6 and the seventh resistor R7, and a second terminal of the first switch S1 is connected to a first input terminal of the analog-to-digital converter 101;
a first terminal of the second switch S2 is connected between the fifth resistor R5 and the sixth resistor R6, and a second terminal of the second switch S2 is connected to the first input terminal of the analog-to-digital converter 101;
a first terminal of the third switch S3 is connected between the fourth resistor R4 and the fifth resistor R5, and a second terminal of the third switch S3 is connected to a first input terminal of the analog-to-digital converter 101.
In some implementations, the second regulation module 103 includes an eighth resistor R8, a ninth resistor R9, a tenth resistor R10, an eleventh resistor R11, a fourth switch S4, a fifth switch S5, and a sixth switch S6.
The eighth resistor R8, the ninth resistor R9, the tenth resistor R10 and the eleventh resistor R11 are sequentially connected in series, one end of the eighth resistor R8 is configured to receive the second component VINN, and one end of the eleventh resistor R11 is connected to the second input end of the analog-to-digital converter 101;
a first terminal of the fourth switch S4 is connected between the tenth resistor R10 and the eleventh resistor R11, and a second terminal of the fourth switch S4 is connected to the second input terminal of the analog-to-digital converter 101;
a first terminal of the fifth switch S5 is connected between the ninth resistor R9 and the tenth resistor R10, and a second terminal of the fifth switch S5 is connected to the second input terminal of the analog-to-digital converter 101;
a first terminal of the sixth switch S6 is connected between the eighth resistor R8 and the ninth resistor R9, and a second terminal of the sixth switch S6 is connected to the second input terminal of the analog-to-digital converter 101.
Here, the resistances of the fourth resistor R4, the fifth resistor R5, the sixth resistor R6, and the seventh resistor R7 are multiples of the resistance of the twelfth resistor R12, and the resistances of the eighth resistor R8, the ninth resistor R9, the tenth resistor R10, and the eleventh resistor R11 are multiples of the resistance of the thirteenth resistor R13, respectively. Control terminals of the first switch S1, the second switch S2, the third switch S3, the fourth switch S4, the fifth switch S5 and the sixth switch S6 are respectively connected to a signal output terminal of a controller of the electronic device. When the signal input ranges of the first component VINP and the second component VINN need to be adjusted, the signal input ranges of the differential signals can be adjusted by turning on one or more of the first switch S1, the second switch S2, the third switch S3, the fourth switch S4, the fifth switch S5 and the sixth switch S6 to duplicate the resistance values of the twelfth resistor R12 and the thirteenth resistor R13.
It is worth mentioning that the differential signal input to the analog-to-digital converter can be expressed by the following formula: (VINP _ IN-VINN _ IN) ═ R210/(R210+ RX0) × (VINP-VINN), where VINP _ IN refers to the signal received by the first terminal of the twelfth resistor R12 and VINN _ IN refers to the signal received by the first terminal of the thirteenth resistor R13. R210 is the resistance of the twelfth resistor R12, RX0 is the resistance of the first conditioning module 102, VINP is the first component of the differential signal, and VINN is the second component of the differential signal.
Fig. 3 is a flow chart illustrating a method of controlling an analog-to-digital converter according to an exemplary embodiment. As shown in fig. 3, an embodiment of the present disclosure provides a method for controlling an analog-to-digital converter, which is applied to a control circuit of the analog-to-digital converter according to the above embodiments, and the method may include the following steps.
In step 310, controlling the first adjusting module and the second adjusting module to copy the input resistances of the first input end and the second input end of the analog-to-digital converter according to a preset ratio, respectively, so as to adjust a signal range of a differential signal input to the analog-to-digital converter;
in step 320, the voltage output by the voltage control module is controlled to be equal to the common mode reference voltage, where the common mode reference voltage is matched with a signal range of the differential signal input to the analog-to-digital converter.
With regard to the method in the above-described embodiment, the specific manner in which the operations performed by the respective steps have been described in detail in the embodiment related to the control circuit, and will not be elaborated upon here.
In another exemplary embodiment, an electronic device is provided, which may include the control circuit of the analog-to-digital converter described in the above embodiments.
It should be understood that the electronic device may be a vehicle, a terminal device, or the like that can use the control circuit of the analog-to-digital converter described in the above embodiments.
The preferred embodiments of the present disclosure are described in detail with reference to the accompanying drawings, however, the present disclosure is not limited to the specific details of the above embodiments, and various simple modifications may be made to the technical solution of the present disclosure within the technical idea of the present disclosure, and these simple modifications all belong to the protection scope of the present disclosure.
It should be noted that, in the foregoing embodiments, various features described in the above embodiments may be combined in any suitable manner, and in order to avoid unnecessary repetition, various combinations that are possible in the present disclosure are not described again.
In addition, any combination of various embodiments of the present disclosure may be made, and the same should be considered as the disclosure of the present disclosure, as long as it does not depart from the spirit of the present disclosure.

Claims (10)

1. A control circuit for an analog-to-digital converter, comprising:
the device comprises an analog-to-digital converter, a first adjusting module, a second adjusting module and a voltage control module;
the first end of the first regulating module is used for receiving a first component of a differential signal, the second end of the first regulating module is connected with the first input end of the analog-to-digital converter, the first end of the second regulating module is used for receiving a second component of the differential signal, and the second end of the second regulating module is connected with the second input end of the analog-to-digital converter;
a first input end and a second input end of the voltage control module are respectively connected with a power supply end for outputting power supply voltage and a reference voltage end for outputting common-mode reference voltage, a first output end of the voltage control module is connected between the first regulating module and the first input end of the analog-to-digital converter, and a second output end of the voltage control module is connected between the second regulating module and the second input end of the analog-to-digital converter;
the first adjusting module and the second adjusting module are respectively used for copying input resistors of a first input end and a second input end of the analog-to-digital converter according to a preset proportion so as to adjust a signal range of a differential signal input to the analog-to-digital converter;
the voltage control module is used for controlling the voltage output by the voltage control module to be equal to the common-mode reference voltage, wherein the common-mode reference voltage is matched with the signal range of the differential signal input into the analog-to-digital converter.
2. The control circuit of the analog-to-digital converter according to claim 1, wherein the voltage control module comprises a switching unit, a voltage detection unit and an operational amplifier unit, wherein:
the input end of the switch unit is connected with the power end, the first output end of the switch unit is connected between the first adjusting module and the first input end of the analog-to-digital converter, and the second output end of the switch unit is connected between the second adjusting module and the second input end of the analog-to-digital converter;
a first end and a second end of the voltage detection unit are respectively connected with the first output end and the second output end of the switch unit, the output end of the voltage detection unit is connected with a first input end of the operational amplifier unit, a second input end of the operational amplifier unit is connected with the reference voltage end, and a signal output end of the operational amplifier unit is connected with a control end of the switch unit;
the voltage detection unit is used for detecting the output voltage of the switch unit;
the operational amplifier unit is used for controlling the output voltage of the switch unit to be equal to the common-mode reference voltage according to the output voltage detected by the voltage detection unit and the common-mode reference voltage.
3. The control circuit of an analog-to-digital converter according to claim 2, wherein the switching unit comprises:
a grid electrode of the first field effect transistor is connected with a signal output end of the operational amplifier unit, a source electrode of the first field effect transistor is connected with the power supply end, and a drain electrode of the first field effect transistor is connected between the first adjusting module and a first input end of the analog-to-digital converter;
and the grid electrode of the second field effect transistor is connected with the signal output end of the operational amplifier unit, the source electrode of the second field effect transistor is connected with the power supply end, and the drain electrode of the second field effect transistor is connected between the second regulating module and the second input end of the analog-to-digital converter.
4. The control circuit of an analog-to-digital converter according to claim 3, wherein the switching unit further comprises:
a first capacitor, a first end of which is connected with the power supply end;
and the first end of the first resistor is connected with the second end of the first capacitor, and the second end of the first resistor is connected between the signal output end of the operational amplifier unit and the grid electrode of the first field-effect tube.
5. The control circuit of the analog-to-digital converter according to claim 3 or 4, wherein the voltage detection unit includes:
the circuit comprises a second resistor, a third resistor, a second capacitor and a third capacitor;
the first end of the second resistor is connected with the drain electrode of the first field effect transistor, the second end of the second resistor is connected with the first end of the third resistor, the second end of the third resistor is connected with the drain electrode of the second field effect transistor, and the second end of the second resistor is connected with the first input end of the operational amplifier unit;
the first end of the second capacitor is connected with the drain electrode of the first field effect transistor, the second end of the second capacitor is connected with the first end of the third capacitor, the second end of the third capacitor is connected with the drain electrode of the second field effect transistor, and the second end of the second capacitor is connected between the second end of the second resistor and the first end of the third resistor.
6. The control circuit of the analog-to-digital converter according to claim 2, wherein the operational amplifier unit comprises:
the power supply comprises a third field effect transistor, a fourth field effect transistor, a fifth field effect transistor, a sixth field effect transistor and a current source;
the grid electrode of the third field effect tube is connected with the reference voltage end, the source electrode of the third field effect tube is connected with the source electrode of the fourth field effect tube, the grid electrode of the fourth field effect tube is connected with the output end of the voltage detection unit, the drain electrode of the fourth field effect tube is connected with the drain electrode of the sixth field effect tube, the source electrode of the sixth field effect tube is connected with the power supply end, the grid electrode of the sixth field effect tube is connected with the grid electrode of the fifth field effect tube, the grid electrode of the sixth field effect tube is connected with the drain electrode of the fourth field effect tube, the source electrode of the fifth field effect tube is connected with the power supply end, and the drain electrode of the fifth field effect tube is connected with the drain electrode of the third field effect tube;
the drain electrode of the third field effect transistor is used as the signal output end of the operational amplifier unit and is connected with the control end of the switch unit;
the output end of the current source is connected between the source electrode of the third field effect transistor and the source electrode of the fourth field effect transistor, and the current source is grounded.
7. The control circuit of an analog-to-digital converter according to claim 1, wherein the first adjusting module comprises:
a fourth resistor, a fifth resistor, a sixth resistor, a seventh resistor, a first switch, a second switch and a third switch;
the fourth resistor, the fifth resistor, the sixth resistor and the seventh resistor are sequentially connected in series, one end of the fourth resistor is used for receiving the first component, and one end of the seventh resistor is connected with the first input end of the analog-to-digital converter;
a first end of the first switch is connected between the sixth resistor and the seventh resistor, and a second end of the first switch is connected with a first input end of the analog-to-digital converter;
a first end of the second switch is connected between the fifth resistor and the sixth resistor, and a second end of the second switch is connected with a first input end of the analog-to-digital converter;
the first end of the third switch is connected between the fourth resistor and the fifth resistor, and the second end of the third switch is connected with the first input end of the analog-to-digital converter.
8. The control circuit of an analog-to-digital converter according to claim 1, wherein the second adjusting module comprises:
an eighth resistor, a ninth resistor, a tenth resistor, an eleventh resistor, a fourth switch, a fifth switch, and a sixth switch;
the eighth resistor, the ninth resistor, the tenth resistor and the eleventh resistor are sequentially connected in series, one end of the eighth resistor is used for receiving the second component, and one end of the eleventh resistor is connected with the second input end of the analog-to-digital converter;
a first end of the fourth switch is connected between the tenth resistor and the eleventh resistor, and a second end of the fourth switch is connected with a second input end of the analog-to-digital converter;
a first end of the fifth switch is connected between the ninth resistor and the tenth resistor, and a second end of the fifth switch is connected with a second input end of the analog-to-digital converter;
a first end of the sixth switch is connected between the eighth resistor and the ninth resistor, and a second end of the sixth switch is connected to the second input end of the analog-to-digital converter.
9. A control method of an analog-to-digital converter, applied to a control circuit of an analog-to-digital converter according to any one of claims 1 to 8, the method comprising:
controlling the first adjusting module and the second adjusting module to copy input resistors of a first input end and a second input end of the analog-to-digital converter according to a preset proportion respectively so as to adjust a signal range of a differential signal input to the analog-to-digital converter;
and controlling the voltage output by the voltage control module to be equal to the common-mode reference voltage, wherein the common-mode reference voltage is matched with the signal range of the differential signal input into the analog-to-digital converter.
10. An electronic device, characterized by comprising a control circuit of an analog-to-digital converter according to any one of claims 1 to 8.
CN202110875120.6A 2021-07-30 2021-07-30 Control circuit and method of analog-to-digital converter and electronic device Active CN113659991B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110875120.6A CN113659991B (en) 2021-07-30 2021-07-30 Control circuit and method of analog-to-digital converter and electronic device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110875120.6A CN113659991B (en) 2021-07-30 2021-07-30 Control circuit and method of analog-to-digital converter and electronic device

Publications (2)

Publication Number Publication Date
CN113659991A true CN113659991A (en) 2021-11-16
CN113659991B CN113659991B (en) 2022-04-26

Family

ID=78478212

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110875120.6A Active CN113659991B (en) 2021-07-30 2021-07-30 Control circuit and method of analog-to-digital converter and electronic device

Country Status (1)

Country Link
CN (1) CN113659991B (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08285702A (en) * 1995-04-12 1996-11-01 Fuji Electric Co Ltd Input unit for multi-point temperature measuring resistor
CN101132168A (en) * 2006-08-25 2008-02-27 王悦 Prepositive differential amplifier and method for expanding its input range
CN102053183A (en) * 2009-11-10 2011-05-11 北京普源精电科技有限公司 Digital oscilloscope with impedance matching function
CN102571092A (en) * 2012-01-20 2012-07-11 钜泉光电科技(上海)股份有限公司 Analog-to-digital conversion (ADC) circuit of electric energy metering chip suitable for zero offset input
CN103138757A (en) * 2011-11-22 2013-06-05 陈启星 Analog to digital converter (ADC) based on dual power resistance chain and digital to analog converter (DAC) based on dual power resistance chain
US20150130483A1 (en) * 2013-11-13 2015-05-14 Danaher (Shanghai) Industrial Instrumentation Technologies R&D Co., Ltd. Differential amplifier design as the preamp of dmm

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08285702A (en) * 1995-04-12 1996-11-01 Fuji Electric Co Ltd Input unit for multi-point temperature measuring resistor
CN101132168A (en) * 2006-08-25 2008-02-27 王悦 Prepositive differential amplifier and method for expanding its input range
CN102053183A (en) * 2009-11-10 2011-05-11 北京普源精电科技有限公司 Digital oscilloscope with impedance matching function
CN103138757A (en) * 2011-11-22 2013-06-05 陈启星 Analog to digital converter (ADC) based on dual power resistance chain and digital to analog converter (DAC) based on dual power resistance chain
CN102571092A (en) * 2012-01-20 2012-07-11 钜泉光电科技(上海)股份有限公司 Analog-to-digital conversion (ADC) circuit of electric energy metering chip suitable for zero offset input
US20150130483A1 (en) * 2013-11-13 2015-05-14 Danaher (Shanghai) Industrial Instrumentation Technologies R&D Co., Ltd. Differential amplifier design as the preamp of dmm

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
REN-JIE ZHU等: "High-precision and wide-range real-time neutron flux monitor system through multipoint linear calibration", 《NUCLEAR SCIENCE AND TECHNIQUES》 *
王彦彬等: "高速全差分运算放大器在高速数据采集系统中的应用", 《电子质量》 *

Also Published As

Publication number Publication date
CN113659991B (en) 2022-04-26

Similar Documents

Publication Publication Date Title
CN110011535B (en) Self-adaptive voltage positioning direct current voltage stabilizer and control circuit and control method thereof
TWI665858B (en) Switching regulator current mode feedback circuits and methods
JP2004078332A (en) Switching regulator and slope correction circuit
GB2615877A (en) Common-mode leakage error calibration for current sensing in a class-D stage using a pilot tone
CN116317996B (en) Error amplifier and power supply conversion device
JP4005481B2 (en) Voltage regulator and electronic equipment
CN107171650B (en) Variable gain amplifier circuit
CN113659991B (en) Control circuit and method of analog-to-digital converter and electronic device
JP4307157B2 (en) BTL amplifier system
JP3948944B2 (en) Power supply
KR20080000542A (en) Switching regulator
CN107231325B (en) Signal receiving circuit and method, and signal detection circuit
CN116388567A (en) Phase compensation circuit, phase compensation device and buck chip
CN113809914B (en) Constant voltage control circuit
CN112445266B (en) Adjusting circuit and adjusting method for charging cut-off current
CN113726337A (en) Current compensation circuit and operation method of compensation current
CN112671233B (en) Compensation circuit and switching power supply
CN107453588B (en) Error adjusting circuit and method and power supply conversion circuit
CN106981977B (en) Current ripple suppression system and power supply system
CN114675697B (en) Internal power supply management circuit
US11316528B2 (en) PWM DAC with improved linearity and insensitivity to switch resistance
CN114578887A (en) Adaptive power supply voltage clamping circuit
CN110597344B (en) Voltage adjusting device, chip and electronic equipment
US20230208372A1 (en) Sample-and-hold amplifier
KR100438979B1 (en) Circuit of analog current output

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information

Address after: Room 401, 4th floor, building 3, No. 8, Beichen East Road, Chaoyang District, Beijing 100101

Applicant after: Beijing thinking Semiconductor Technology Co.,Ltd.

Address before: 100029 room 4042, 4th floor, building 3, No.2 Minzu Yuan Road, Chaoyang District, Beijing

Applicant before: Beijing thinking Semiconductor Technology Co.,Ltd.

CB02 Change of applicant information
GR01 Patent grant
GR01 Patent grant