CN113629022A - Packaging structure and packaging method of six-axis integrated sensor - Google Patents
Packaging structure and packaging method of six-axis integrated sensor Download PDFInfo
- Publication number
- CN113629022A CN113629022A CN202110956292.6A CN202110956292A CN113629022A CN 113629022 A CN113629022 A CN 113629022A CN 202110956292 A CN202110956292 A CN 202110956292A CN 113629022 A CN113629022 A CN 113629022A
- Authority
- CN
- China
- Prior art keywords
- semiconductor wafer
- back surface
- front surface
- bonding
- packaging
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01C—MEASURING DISTANCES, LEVELS OR BEARINGS; SURVEYING; NAVIGATION; GYROSCOPIC INSTRUMENTS; PHOTOGRAMMETRY OR VIDEOGRAMMETRY
- G01C19/00—Gyroscopes; Turn-sensitive devices using vibrating masses; Turn-sensitive devices without moving masses; Measuring angular rate using gyroscopic effects
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01P—MEASURING LINEAR OR ANGULAR SPEED, ACCELERATION, DECELERATION, OR SHOCK; INDICATING PRESENCE, ABSENCE, OR DIRECTION, OF MOVEMENT
- G01P15/00—Measuring acceleration; Measuring deceleration; Measuring shock, i.e. sudden change of acceleration
- G01P15/18—Measuring acceleration; Measuring deceleration; Measuring shock, i.e. sudden change of acceleration in two or more dimensions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/315—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the encapsulation having a cavity
Abstract
The invention provides a six-axis integrated sensor packaging structure and a packaging method thereof, wherein the six-axis integrated sensor packaging structure comprises the following components: the front surface of the first semiconductor wafer is provided with an acceleration sensor and a first metal bonding pad, and the back surface of the first semiconductor wafer is provided with a gyroscope and a second metal bonding pad; the second semiconductor wafer is bonded with the front surface of the first semiconductor wafer, the back surface of the second semiconductor wafer is opposite to the front surface of the first semiconductor wafer, and a first cavity is arranged at the position, opposite to the acceleration sensor, of the back surface of the second semiconductor wafer; and the front surface of the third semiconductor wafer is opposite to the back surface of the first semiconductor wafer, and a second cavity is arranged at the position, opposite to the gyroscope, of the front surface of the third semiconductor wafer. Compared with the prior art, the acceleration sensor and the gyroscope are integrated into one packaging body, so that the integration level of a product is higher, and the processing cost is lower.
Description
[ technical field ] A method for producing a semiconductor device
The invention relates to the technical field of integrated sensors, in particular to a six-axis sensor packaging structure integrating an acceleration sensor and a gyroscope and a packaging method thereof.
[ background of the invention ]
In recent years, consumer electronics have been rapidly developed, and along with the hot market of smart phones, the application field of sensors is more and more extensive. Generally, sensors with different functions are independently used to realize the functions. With the gradual development of consumer electronics in the directions of lightness, thinness and smallness and the higher and higher requirements on sensitivity, the conventional three-axis sensor cannot meet the requirements.
Therefore, a six-axis sensor with higher integration is needed to meet the market demand.
[ summary of the invention ]
One of the objectives of the present invention is to provide a six-axis integrated sensor package structure and a six-axis integrated sensor packaging method, which integrates an acceleration sensor and a gyroscope into a single package, thereby achieving higher integration of products and lower processing cost.
According to one aspect of the present invention, there is provided a six-axis integrated sensor package structure, comprising: the front surface of the first semiconductor wafer is provided with an acceleration sensor and a first metal bonding pad, and the back surface of the first semiconductor wafer is provided with a gyroscope and a second metal bonding pad; a second semiconductor wafer bonded to the front surface of the first semiconductor wafer, the back surface of the second semiconductor wafer being opposite to the front surface of the first semiconductor wafer, and a first cavity being provided at a position where the back surface of the second semiconductor wafer is opposite to the acceleration sensor; and the front surface of the third semiconductor wafer is opposite to the back surface of the first semiconductor wafer, and a second cavity is arranged at the position, opposite to the gyroscope, of the front surface of the third semiconductor wafer.
According to another aspect of the present invention, there is provided a method of packaging a six-axis integrated sensor package structure, comprising: providing a first semiconductor wafer, wherein an acceleration sensor and a first metal bonding pad are arranged on the front surface of the first semiconductor wafer, and a gyroscope and a second metal bonding pad are arranged on the back surface of the first semiconductor wafer; providing a second semiconductor wafer, wherein a first cavity and a non-through groove are formed in the back surface of the second semiconductor wafer; providing a third semiconductor wafer, wherein a second cavity is formed in the front surface of the third semiconductor wafer; bonding the back surface of the second semiconductor wafer with the front surface of the first semiconductor wafer in a bonding mode of glue, metal or the like, bonding the front surface of the third semiconductor wafer with the back surface of the first semiconductor wafer in a bonding mode of glue, metal or the like, wherein after bonding, the back surface of the second semiconductor wafer is opposite to the front surface of the first semiconductor wafer, and a first cavity and a groove in the back surface of the second semiconductor wafer are respectively opposite to the acceleration sensor and the first metal pad in the front surface of the first semiconductor wafer; after bonding, the front surface of the third semiconductor wafer is opposite to the back surface of the first semiconductor wafer, and the second cavity on the front surface of the third semiconductor wafer is opposite to the gyroscope on the back surface of the first semiconductor wafer.
Compared with the prior art, the acceleration sensor and the gyroscope are integrated into one packaging body, so that the processing period of a product can be shortened, and the processing cost is reduced; on the other hand, the product has higher integration level, reduces the packaging volume and has wider application prospect.
[ description of the drawings ]
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings needed to be used in the description of the embodiments will be briefly introduced below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without inventive exercise. Wherein:
FIG. 1 is a schematic longitudinal cross-sectional view of a six-axis integrated sensor package structure in one embodiment of the invention;
FIG. 2 is a flow chart illustrating a method for packaging a six-axis integrated sensor package structure in accordance with one embodiment of the present invention;
fig. 3-12 are longitudinal cross-sectional views corresponding to the steps shown in fig. 2 in one embodiment of the present invention.
[ detailed description ] embodiments
In order to make the aforementioned objects, features and advantages of the present invention comprehensible, embodiments accompanied with figures are described in further detail below.
Reference herein to "one embodiment" or "an embodiment" means that a particular feature, structure, or characteristic may be included in at least one implementation of the invention. The appearances of the phrase "in one embodiment" in various places in the specification are not necessarily all referring to the same embodiment, nor are separate or alternative embodiments mutually exclusive of other embodiments. Unless otherwise specified, the terms connected, and connected as used herein mean electrically connected, directly or indirectly.
Fig. 1 is a schematic longitudinal cross-sectional view of a six-axis integrated sensor package structure according to an embodiment of the invention, which integrates an acceleration sensor and a gyroscope into a package. The six-axis integrated sensor package structure shown in fig. 1 includes a first semiconductor wafer 1, a second semiconductor wafer 2, a third semiconductor wafer 3, a substrate 6 and a molding compound 7. After the semiconductor wafer level packaging, a semiconductor wafer cutting step is performed to form a plurality of mutually independent packaging structures, i.e. independent chips. The first semiconductor wafer, the second semiconductor wafer and the third semiconductor wafer are three individual semiconductor wafers in a view before the semiconductor wafers are cut, i.e., in a view at a semiconductor wafer level, and the first semiconductor wafer, the second semiconductor wafer and the third semiconductor wafer can be understood as wafers of the respective semiconductor wafers in a view after the semiconductor wafers are cut, i.e., in a view at a chip level.
The front surface of the first semiconductor wafer 1 is provided with an acceleration sensor (which includes a structural circuit of the acceleration sensor and a driving circuit thereof) 101 and a first metal pad 103, and the back surface thereof is provided with a gyroscope (which includes a structural circuit of the gyroscope and a driving circuit thereof) 102 and a second metal pad 104.
The second semiconductor wafer 2 is a package Cap (Cap) of the acceleration sensor 101, and is bonded to the front surface of the first semiconductor wafer 1, the back surface of the second semiconductor wafer 2 is opposite to (or adjacent to) the front surface of the first semiconductor wafer 1, and a first cavity 201 which is processed in advance is provided at a position where the back surface of the second semiconductor wafer 2 is opposite to the acceleration sensor 101. Wherein the first metal pad 103 is exposed (or the first metal pad 103 is not covered or shielded by the second semiconductor wafer 2).
The third semiconductor wafer 3 is a package cover (Cap) of the gyroscope 102, and is bonded to the back surface of the first semiconductor wafer 1, the front surface of the third semiconductor wafer 3 is opposite to (or adjacent to) the back surface of the first semiconductor wafer 1, and a prefabricated second cavity 301 is arranged at a position where the front surface of the third semiconductor wafer 3 is opposite to the gyroscope 102.
In the embodiment shown in fig. 1, a bonding layer 4 is disposed between the back surface of the second semiconductor wafer 2 and the front surface of the first semiconductor wafer 1; another bonding layer 4 is disposed between the front side of the third semiconductor wafer 3 and the back side of the first semiconductor wafer 1. In one embodiment, the bonding of the first semiconductor wafer 1 and the second semiconductor wafer 2, and the bonding of the first semiconductor wafer 1 and the third semiconductor wafer 3 can be realized by glue bonding, metal bonding or anodic bonding.
In the embodiment shown in fig. 1, a redistribution layer 302 is disposed on the back side of the bonded third semiconductor wafer 3 (or the side of the third semiconductor wafer 3 away from the first semiconductor wafer 1), and is led out from the second metal pads 104 and redistributed to the back side of the third semiconductor wafer 3, wherein the led out manner of the second metal pads 104 is implemented in the third semiconductor wafer 3 by a ramp metal redistribution process (or a sidewall wire process), specifically: the second metal pad 104 is exposed (or the second metal pad 104 is not covered or shielded by the third semiconductor wafer 3); a passivation layer 303 and a rewiring layer 302 are formed on the back surface and the slope of the third semiconductor wafer 3, and the second metal pads 104 are led to the back surface of the third semiconductor wafer 3 along the slope. In another embodiment, the second metal pads 104 are led out through the wiring metal that is punched on the third semiconductor wafer 3 and passes through the hole wall, and the via hole process is used for the lead-out.
The bonded third semiconductor wafer 3, the first semiconductor wafer 1 and the second semiconductor wafer 2 are sequentially stacked from the front side to the top side of the substrate 6, wherein the solder balls 304 on the back side of the third semiconductor wafer 3 are connected with the substrate 6 through a flip-chip process; the first metal pad 103 is connected with the substrate 6 by a bonding process using a bonding wire 5, so that the first semiconductor wafer 1, the second semiconductor wafer 2, the third semiconductor wafer 3 and the substrate 6 are integrated.
And (3) plastically packaging the integrated first semiconductor wafer 1, second semiconductor wafer 2, third semiconductor wafer 3 and substrate 6 by using a plastic packaging material 7 through a plastic packaging process to form a final packaging body.
Fig. 2 is a schematic flow chart illustrating a method for packaging a six-axis integrated sensor package structure according to an embodiment of the invention; referring to fig. 3-12, which are longitudinal sectional views corresponding to the steps shown in fig. 2 according to an embodiment of the present invention. The packaging method of the six-axis integrated sensor package structure shown in fig. 2 includes the following steps.
In step 250, as shown in fig. 7 and 8, a redistribution layer 302 is formed on the back surface of the bonded third semiconductor wafer 3, and the redistribution layer 302 is led out from the second metal pad 104 and redistributed to the back surface of the third semiconductor wafer 3. In the embodiment shown in fig. 7, the second metal pads 104 are led out in the third semiconductor wafer 3 by a ramp metal rewiring process (or a sidewall wiring process). The method specifically comprises the following steps: as shown in fig. 7, etching is performed from the back surface of the bonded third semiconductor wafer 3, and a slope is formed on the side surface, so that the second metal pad 104 is exposed; as shown in fig. 8, a passivation layer 303 and a rewiring layer 302 are formed on the back surface and the slope of the third semiconductor wafer 3, and the second metal pads 104 are led to the back surface of the third semiconductor wafer 3 along the slope. In another embodiment, the second metal pads 104 are led out through the wiring metal that is punched on the third semiconductor wafer 3 and passes through the hole wall, and the via hole process is used for the lead-out.
In step 270, as shown in fig. 10, solder balls 304 are provided on the back surface of the third semiconductor wafer 3 on which the redistribution layer 302 is formed, so that the bonded first semiconductor wafer 1, second semiconductor wafer 2, and third semiconductor wafer 3 form a wafer structure. Wherein, the metal pads 103 and 104 and the solder balls 304 can be used as signal contacts.
In summary, the acceleration sensor and the gyroscope are integrated into one package, so that the processing period of a product can be shortened, and the processing cost is reduced; on the other hand, the product has higher integration level, reduces the packaging volume and has wider application prospect.
In the present invention, the terms "connected", "connecting", and the like mean electrical connections, and direct or indirect electrical connections unless otherwise specified.
The above description is only a preferred embodiment of the present invention, and the scope of the present invention is not limited to the above embodiment, but equivalent modifications or changes made by those skilled in the art according to the present disclosure should be included in the scope of the present invention as set forth in the appended claims.
Claims (11)
1. A six-axis integrated sensor package structure, comprising:
a first semiconductor wafer (1) having an acceleration sensor (101) and a first metal pad (103) on the front surface thereof, and a gyroscope (102) and a second metal pad (104) on the back surface thereof;
a second semiconductor wafer (2) bonded to the front surface of the first semiconductor wafer (1), wherein the back surface of the second semiconductor wafer (2) is opposite to the front surface of the first semiconductor wafer (1), and a first cavity (201) is arranged at a position where the back surface of the second semiconductor wafer (2) is opposite to the acceleration sensor (101);
and a third semiconductor wafer (3) bonded to the back surface of the first semiconductor wafer (1), wherein the front surface of the third semiconductor wafer (3) is opposite to the back surface of the first semiconductor wafer (1), and a second cavity (301) is arranged at a position where the front surface of the third semiconductor wafer (3) is opposite to the gyroscope (102).
2. The six-axis integrated sensor package structure of claim 1, further comprising:
and a rewiring layer (302) which is led out from the second metal pad (104) and redistributed to the back surface of the third semiconductor wafer (3).
3. The six-axis integrated sensor package structure of claim 2,
the lead-out mode of the second metal bonding pad (104) is realized in the third semiconductor wafer 3 through a slope metal rewiring process; or the second metal pad (104) is led out by a wiring metal which is punched on the third semiconductor wafer 3 and passes through a hole wall, and the lead-out mode is realized by a through hole process.
4. The six-axis integrated sensor package structure of claim 2, further comprising:
and solder balls (304) disposed on the back surface of the third semiconductor wafer 3.
5. The six-axis integrated sensor package structure according to claim 4, characterized in that it further comprises a substrate (6),
the bonded third semiconductor wafer (3), the bonded first semiconductor wafer (1) and the bonded second semiconductor wafer (2) are sequentially stacked from the front side of the substrate (6) to the upper side;
connecting the solder balls (304) on the back surface of the third semiconductor wafer (3) with the substrate (6) through a flip-chip process;
-connecting the first metal pad (103) with the substrate (6) by means of a pressure welding process using a bonding wire (5).
6. The six-axis integrated sensor package structure of claim 5, further comprising:
and the plastic packaging material (7) is used for carrying out plastic packaging on the first semiconductor wafer (1), the second semiconductor wafer (2), the third semiconductor wafer (3) and the substrate (6) which are integrated together.
7. A packaging method of a six-axis integrated sensor packaging structure is characterized by comprising the following steps:
providing a first semiconductor wafer (1), wherein an acceleration sensor (101) and a first metal pad (103) are arranged on the front surface of the first semiconductor wafer (1), and a gyroscope (102) and a second metal pad (104) are arranged on the back surface of the first semiconductor wafer;
providing a second semiconductor wafer (2), wherein a first cavity (201) and a non-penetrating groove (202) are arranged on the back surface of the second semiconductor wafer (2);
providing a third semiconductor wafer (3), wherein a second cavity (301) is arranged on the front surface of the third semiconductor wafer (3);
bonding the second semiconductor wafer (2) with the front surface of the first semiconductor wafer (1) through glue or metal (4) bonding, bonding a third semiconductor wafer (3) with the back surface of the first semiconductor wafer (1) through glue or metal (4) bonding, wherein after bonding, the back surface of the second semiconductor wafer (2) is opposite to the front surface of the first semiconductor wafer (1), and a first cavity (201) and a groove (202) on the back surface of the second semiconductor wafer (2) are respectively opposite to the acceleration sensor (101) and the first metal pad (103) on the front surface of the first semiconductor wafer (1); after bonding, the front surface of the third semiconductor wafer (3) is opposite to the back surface of the first semiconductor wafer (1), and the second cavity (301) on the front surface of the third semiconductor wafer (3) is opposite to the gyroscope (102) on the back surface of the first semiconductor wafer (1).
8. The method of packaging a six-axis integrated sensor package structure according to claim 7, comprising:
forming a rewiring layer (302) on the back of the bonded third semiconductor wafer (3), wherein the rewiring layer (302) is led out from the second metal bonding pad (104) and is redistributed to the back of the third semiconductor wafer (3);
lapping the front side of the bonded first semiconductor wafer (1) to grind off the bottom of the groove (202) to expose the second metal pad 104;
and solder balls are arranged on the back surface of the third semiconductor wafer (3) on which the rewiring layer (302) is formed, so that the first semiconductor wafer (1), the second semiconductor wafer (2) and the third semiconductor wafer (3) after bonding are electrically connected.
9. The packaging method of the six-axis integrated sensor packaging structure according to claim 8, wherein the step of forming a rewiring layer (302) on the back side of the bonded third semiconductor wafer (3) comprises:
etching the back surface of the bonded third semiconductor wafer (3), and forming a slope on the side surface to expose the second metal pad (104);
and forming a passivation layer (303) and a rewiring layer (302) on the back surface and the slope of the third semiconductor wafer (3), and leading the second metal pad (104) to the back surface of the third semiconductor wafer (3) along the slope.
10. The method of packaging a six-axis integrated sensor package structure of claim 9, further comprising:
cutting the wafer structure to obtain a single chip structure;
connecting the solder balls on the back of the third semiconductor wafer (3) in the single chip structure with the substrate (6) through a flip-chip process; and connecting the first metal bonding pad (103) in the single chip structure with the substrate (6) by using a bonding wire (5) through a pressure welding process.
11. The method of packaging a six-axis integrated sensor package structure of claim 10, further comprising:
and (3) plastically packaging the integrated first semiconductor wafer (1), second semiconductor wafer (2), third semiconductor wafer (3) and substrate (6) by using a plastic packaging material (7) through a plastic packaging process.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110956292.6A CN113629022A (en) | 2021-08-19 | 2021-08-19 | Packaging structure and packaging method of six-axis integrated sensor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110956292.6A CN113629022A (en) | 2021-08-19 | 2021-08-19 | Packaging structure and packaging method of six-axis integrated sensor |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN113629022A true CN113629022A (en) | 2021-11-09 |
Family
ID=78386780
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110956292.6A Pending CN113629022A (en) | 2021-08-19 | 2021-08-19 | Packaging structure and packaging method of six-axis integrated sensor |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113629022A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113998660A (en) * | 2021-11-26 | 2022-02-01 | 美新半导体（无锡）有限公司 | Packaging structure and packaging method of six-axis sensor |
-
2021
- 2021-08-19 CN CN202110956292.6A patent/CN113629022A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113998660A (en) * | 2021-11-26 | 2022-02-01 | 美新半导体（无锡）有限公司 | Packaging structure and packaging method of six-axis sensor |
| CN113998660B (en) * | 2021-11-26 | 2024-01-30 | 美新半导体（无锡）有限公司 | Packaging structure and packaging method of six-axis sensor |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8174105B2 (en) | Stacked semiconductor package having discrete components | |
| US6984544B2 (en) | Die to die connection method and assemblies and packages including dice so connected | |
| US7326592B2 (en) | Stacked die package | |
| US9401338B2 (en) | Electronic devices with embedded die interconnect structures, and methods of manufacture thereof | |
| US6713857B1 (en) | Low profile stacked multi-chip semiconductor package with chip carrier having opening and fabrication method of the semiconductor package | |
| US20070132093A1 (en) | System-in-package structure | |
| US20100193928A1 (en) | Semiconductor device | |
| US6686223B2 (en) | Method for fabricating multi-chip package semiconductor device | |
| CN109585403B (en) | Sensor package and method of making the same | |
| US11139233B2 (en) | Cavity wall structure for semiconductor packaging | |
| JP2003188263A (en) | Method for producing semiconductor integrated circuit chip and semiconductor package using semiconductor integrated circuit chip | |
| CN113629022A (en) | Packaging structure and packaging method of six-axis integrated sensor | |
| US6903441B2 (en) | Semiconductor package with enhanced chip groundability and method of fabricating the same | |
| CN113629023A (en) | Packaging structure and packaging method thereof | |
| CN216054656U (en) | Six integrated sensor's packaging structure | |
| CN216311756U (en) | Packaging structure | |
| CN113998660B (en) | Packaging structure and packaging method of six-axis sensor | |
| CN219259568U (en) | Packaging structure integrating acceleration sensor and magnetic sensor | |
| CN113998659A (en) | Packaging structure and packaging method for integrating acceleration sensor and magnetic sensor | |
| CN217062078U (en) | Packaging structure | |
| CN217062077U (en) | Packaging structure | |
| US20180350746A1 (en) | Rectangular semiconductor package and a method of manufacturing the same | |
| JP2001313362A (en) | Semiconductor device | |
| KR100937721B1 (en) | Method for manufacturing semiconductor package using WSS | |
| CN218909865U (en) | Packaging structure integrating inertial sensor and magnetic sensor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |