CN113628577B - Display substrate, display panel and display device - Google Patents

Display substrate, display panel and display device Download PDF

Info

Publication number
CN113628577B
CN113628577B CN202111123663.9A CN202111123663A CN113628577B CN 113628577 B CN113628577 B CN 113628577B CN 202111123663 A CN202111123663 A CN 202111123663A CN 113628577 B CN113628577 B CN 113628577B
Authority
CN
China
Prior art keywords
transfer
pairs
display substrate
detection signal
hole
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202111123663.9A
Other languages
Chinese (zh)
Other versions
CN113628577A (en
Inventor
董职福
王孝林
王武
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Chongqing BOE Optoelectronics Technology Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Chongqing BOE Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd, Chongqing BOE Optoelectronics Technology Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to CN202111123663.9A priority Critical patent/CN113628577B/en
Publication of CN113628577A publication Critical patent/CN113628577A/en
Application granted granted Critical
Publication of CN113628577B publication Critical patent/CN113628577B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05FSTATIC ELECTRICITY; NATURALLY-OCCURRING ELECTRICITY
    • H05F3/00Carrying-off electrostatic charges
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/12Test circuits or failure detection circuits included in a display system, as permanent part thereof

Abstract

The embodiment of the disclosure provides a display substrate, a display panel and a display device. The display substrate is provided with a detection circuit for detecting the display substrate, the detection circuit comprises a plurality of switching devices, a plurality of detection signal switching lines and a plurality of switching hole pairs, the plurality of switching devices, the plurality of detection signal switching lines and the plurality of switching hole pairs are in one-to-one correspondence, each switching device is connected with the corresponding switching hole pair through the corresponding detection signal switching line, and at least two switching hole pairs in the switching hole pair used for being connected with the same detection input signal are connected into an integral structure through conductive connecting wires. According to the technical scheme, static electricity can be dispersed, the antistatic capacity of the product is enhanced, the burning phenomenon is prevented, the poor vertical line of the product is improved, and the reviving rate of the product is improved.

Description

Display substrate, display panel and display device
Technical Field
The disclosure relates to the field of display technologies, and in particular, to a display substrate, a display panel and a display device.
Background
Since the display device needs to detect the display substrate before it is finished, a detection circuit including a detection circuit device is provided at a position corresponding to the display substrate. The detection circuit device (e.g., thin film transistor) is connected to the transfer hole via a detection signal transfer line, and the transfer hole is used for connecting to an externally input detection signal. However, static electricity is generated in the process of the display substrate, and the static electricity is transmitted to the through hole from the outside through a flexible circuit board pin (FPC bump) and a driving chip input pin (IC input bump) on the display substrate, so that the through hole or the detecting circuit device is burned.
Disclosure of Invention
Embodiments of the present disclosure provide a display substrate, a display panel, and a display device to solve or alleviate one or more technical problems in the prior art.
As a first aspect of the embodiments of the present disclosure, the embodiments of the present disclosure provide a display substrate, which is provided with a detection circuit for detecting the display substrate, where the detection circuit includes a plurality of switching devices, a plurality of detection signal patch cords and a plurality of patch hole pairs, the plurality of switching devices, the plurality of detection signal patch cords and the plurality of patch hole pairs are in one-to-one correspondence, each switching device is connected with a corresponding patch hole pair through a corresponding detection signal patch cord, and at least two patch hole pairs in a patch hole pair for being connected with the same detection input signal are connected to each other through a conductive connection line as an integral structure.
In some possible implementations, the pairs of via holes interconnected by the electrically conductive connection lines are arranged in sequence along a first direction, the electrically conductive connection lines extending along the first direction.
In some of the possible implementations of the present invention,
the orthographic projection of the conductive connecting wire on the display substrate is positioned at one side of the orthographic projection of the corresponding transfer hole pair on the display substrate; or,
the orthographic projection of the conductive connecting line on the display substrate at least partially overlaps with the orthographic projection of the corresponding pair of via holes on the display substrate.
In some possible implementations, the plurality of via pairs includes a plurality of via pairs, each via pair includes a plurality of via pairs, each via Kong Duifen is respectively configured to be connected to a different detection input signal, the display substrate further includes a plurality of conductive via lines and a plurality of detection signal receiving lines configured to receive the detection input signal, the plurality of conductive via lines are in one-to-one correspondence with the plurality of via pairs and connect respective via holes in the corresponding via hole pairs, the plurality of detection signal receiving lines are in one-to-one correspondence with second via holes in the plurality of via hole pairs, the conductive via lines are connected to the corresponding detection signal via lines through the first via holes in the corresponding via hole pairs, and the conductive connection lines are located on the same layer as the conductive via lines.
In some possible implementations, the display substrate includes a flexible circuit board lead area, a driver chip input lead area, a via area, a switching device area, and a driver chip output lead area sequentially arranged from the first edge toward the inside, the plurality of switching devices are disposed in the switching device area, the plurality of via pairs are disposed in the via area, and the conductive connection lines are disposed in the via area.
In some possible implementations, the display substrate includes:
a substrate;
the first metal layer is positioned on one side of the substrate, is positioned in the transfer hole area and the switching device area, and comprises a plurality of detection signal receiving lines positioned in the transfer hole area;
the first insulating layer is positioned on one side of the first metal layer, which is away from the substrate, and is positioned in the transfer hole area and the switching device area;
the second metal layer is positioned on one side of the first insulating layer, which is away from the substrate, and is positioned in the transfer hole area and the switching device area, and the second metal layer comprises a plurality of detection signal transfer lines;
the second insulating layer is positioned on one side of the second metal layer, which is far away from the substrate, and is positioned in the transfer hole area and the switching device area, wherein the first transfer hole penetrates through the second insulating layer to expose the detection signal transfer line, the orthographic projection of the second transfer hole on the substrate is not overlapped with the orthographic projection of the detection signal transfer line on the substrate, and the second transfer hole penetrates through the second insulating layer and the first insulating layer to expose the corresponding detection signal receiving line;
the third metal layer is positioned on one side of the second insulating layer, which is away from the substrate, and is positioned in the transfer hole area and comprises a plurality of conductive transfer wires and a plurality of conductive connecting wires.
In some possible implementations, the plurality of pairs of transfer holes includes a plurality of pairs of first transfer holes, a plurality of pairs of second transfer holes, a plurality of pairs of third transfer holes, and a plurality of pairs of fourth transfer holes, the four transfer Kong Duifen are configured to connect with four different detection input signals, the plurality of pairs of first transfer holes, the plurality of pairs of second transfer holes, the plurality of pairs of third transfer holes, and the plurality of fourth transfer holes are all arranged in sequence along the first direction.
In some possible implementations, the first, second, third, and fourth patch Kong Duifen are respectively connected to the first, second, third, and common detection signals.
As a second aspect of embodiments of the present disclosure, embodiments of the present disclosure provide a display panel, which is characterized by including the display substrate in any one of the embodiments of the present disclosure.
As a third aspect of the embodiments of the present disclosure, the embodiments of the present disclosure provide a display device including the display panel in the embodiments of the present disclosure.
According to the display substrate in the embodiment of the disclosure, at least two of the plurality of transfer hole pairs, which are used for being connected with the same detection input signal, are connected into an integrated structure through the conductive connecting wire, so that the metal area connected with the transfer holes can be increased, and the number of the transfer holes connected with the transfer holes is increased. Therefore, when static electricity is transmitted to the transfer hole from the outside, more metal areas and the quantity of the transfer holes connected with the transfer hole can disperse the static electricity, the antistatic capacity of the display substrate is enhanced, the transfer hole or the switching device is prevented from being burnt, the poor vertical line of the display substrate is improved, and the reviving rate of a product is improved. In addition, the transfer hole pairs connected with the same detection input signal are connected into an integral structure, and the transfer hole pairs are connected with the same detection input signal, so that the display substrate in the embodiment of the disclosure cannot influence the detection of the display substrate.
The foregoing summary is for the purpose of the specification only and is not intended to be limiting in any way. In addition to the illustrative aspects, embodiments, and features described above, further aspects, embodiments, and features of the present disclosure will become apparent by reference to the drawings and the following detailed description.
Drawings
In the drawings, the same reference numerals refer to the same or similar parts or elements throughout the several views unless otherwise specified. The figures are not necessarily drawn to scale. It is appreciated that these drawings depict only some embodiments according to the disclosure and are not to be considered limiting of its scope.
FIG. 1 is a schematic diagram of a frame region of a display substrate;
FIG. 2 is an enlarged schematic diagram of the detection circuit region in FIG. 1 in the related art;
FIG. 3 is a schematic diagram of a detection circuit region of a display substrate according to an embodiment of the disclosure;
FIG. 4 is a schematic diagram of a detection circuit region of a display substrate according to another embodiment of the disclosure;
FIG. 5 is a schematic cross-sectional view of A-A of FIG. 3;
FIG. 6 is a schematic view of the cross-sectional B-B structure of FIG. 2;
fig. 7 is a schematic view of the C-C cross-sectional structure in fig. 3.
Reference numerals illustrate:
100. a detection circuit unit; 11. a first edge; 12. a flexible circuit board pin area; 14. a driving chip setting area; 141. a driving chip input pin area; 142. the driving chip outputs a pin area; 20. a detection circuit region; 20a, a transfer hole area; 20b, switching device regions; 21. a switching device; 21a, a first switching device; 21b, a second switching device; 21c, a third switching device; 21d, fourth switching device; 211. a gate electrode; 212. an active layer; 213. a source electrode; 214. a drain electrode; 22. detecting a signal patch cord; 221. a first detection signal patch cord; 222. a second detection signal patch cord; 223. a third detection signal patch cord; 224. a fourth detection signal patch cord; 23. a pair of transfer holes; 23a, a first transfer hole; 23b, a second transfer hole; 231. a first type of adapter hole pairs; 232. a second type of adapter hole pairs; 233. a third type of adapter hole pairs; 234. a fourth transfer hole pair; 24. a conductive patch cord; 30. a conductive connection line; 31. a first electrically conductive connection line; 32. a second conductive connection line; 33. a third conductive connection line; 34. a fourth electrically conductive connection line; 51. a detection signal receiving line; 61. a substrate; 62. a first metal layer; 63. a first insulating layer; 64. a second metal layer; 65. a second insulating layer; 66. and a third metal layer.
Detailed Description
Hereinafter, only certain exemplary embodiments are briefly described. As will be recognized by those of skill in the pertinent art, the described embodiments may be modified in various different ways without departing from the spirit or scope of the present disclosure. Accordingly, the drawings and description are to be regarded as illustrative in nature and not as restrictive.
Fig. 1 is a schematic diagram of a frame region of a display substrate, and fig. 2 is an enlarged schematic diagram of a detection circuit region in fig. 1 in the related art. As shown in fig. 1, the display substrate has a first edge 11, and the frame area may include a flexible circuit board lead area 12 and a driving chip setting area 14 sequentially arranged from the first edge 11 toward the inside of the display substrate. The driving chip setting region 14 may include a driving chip input pin region 141, a detection circuit region 20, and a driving chip output pin region 142, which are sequentially arranged. As shown in fig. 2, the detection circuit region 20 is provided with a detection circuit for detecting the display substrate. The detection circuit may include a plurality of switching devices 21, a plurality of detection signal patch cords 22, and a plurality of patch hole pairs 23, where the plurality of switching devices 21, the plurality of detection signal patch cords 22, and the plurality of patch hole pairs 23 are in one-to-one correspondence, and each switching device 21 is connected to a corresponding patch hole pair 23 through a corresponding detection signal patch cord 22. The plurality of through holes in each through hole pair 23 are connected to each other. Static electricity can be generated in the process of cutting or manufacturing the display substrate, and the static electricity is transmitted to the transfer hole from the outside through a flexible circuit board pin (FPC (flexible printed Circuit) and a driving chip input pin (IC input) to burn out the transfer hole or a switching device, so that a vertical line (X line) is poor, and the product yield is reduced.
Fig. 3 is a schematic diagram of a detection circuit region of a display substrate according to an embodiment of the disclosure. As shown in fig. 3, the display substrate is provided with a detection circuit for detecting the display substrate, the detection circuit including a plurality of switching devices 21, a plurality of detection signal patch cords 22, and a plurality of patch hole pairs 23. The plurality of switching devices 21, the plurality of detection signal patch cords 22 and the plurality of patch hole pairs 23 are in one-to-one correspondence, and each switching device 21 is connected with the corresponding patch hole pair 23 through the corresponding detection signal patch cord 22. At least two of the plurality of via hole pairs 23 for connecting with the same detection input signal are connected to each other as an integral structure by the conductive connection line 30.
In the related art, as shown in fig. 2, a plurality of via holes belonging to the same via hole pair 23 are connected to each other by the conductive via line 24, but the respective via hole pairs 23 are disconnected from each other. When external static electricity is transferred to one of the transfer holes 23a of the pair of transfer holes 23, the metal area (including the area of the conductive transfer line 24) connected to the transfer hole 23a is small, and the number of transfer holes connected to the transfer hole 23a is only one. When external static electricity is transferred to the transfer hole 23a, since the metal area connected to the transfer hole 23a is small and the number of transfer holes connected to the transfer hole 23a is also small, static electricity is hardly dispersed, which easily causes burning of the transfer hole or the switching device.
In the display substrate of the embodiment of the disclosure, at least two of the plurality of via hole pairs 23 for connecting with the same detection input signal are connected into an integral structure through the conductive connecting wire 30, so that the metal area connected with the via holes can be increased, and the number of via holes connected with the via holes can be increased. Therefore, when static electricity is transmitted to the transfer hole from the outside, more metal areas and the quantity of the transfer holes connected with the transfer hole can disperse the static electricity, the antistatic capacity of the display substrate is enhanced, the transfer hole or the switching device is prevented from being burnt, the poor vertical line of the display substrate is improved, and the reviving rate of a product is improved. In addition, the transfer hole pairs connected with the same detection input signal are connected into an integral structure, and the transfer hole pairs are connected with the same detection input signal, so that the display substrate in the embodiment of the disclosure cannot influence the detection of the display substrate.
Illustratively, as shown in fig. 3, a plurality of first type via pairs 231 of the plurality of via pairs 23 are configured to be connected to the same detection input signal, and at least two first type via pairs 231 of the plurality of first type via pairs 231 are connected to each other by a conductive connection line 30 as a unitary structure. Since the conductive connection line 30 spans the different first type of via hole pair 231, the metal area connected to the via hole 231a includes not only the area of the conductive connection line 24 but also the area of the conductive connection line 30, as compared to the display substrate shown in fig. 2, which increases the metal area connected to the via hole 231a and increases the number of via holes connected to the via hole 231 a. When external static electricity is transferred to the transfer hole 231a of the first transfer hole pair 231, the metal area connected with the transfer hole 231a is relatively large, and the number of transfer holes connected with the transfer hole 231a is relatively large, so that static electricity at the transfer hole 231a can be dispersed by the relatively large metal area or more transfer holes, the transfer holes or the switching devices are prevented from being burnt, vertical line defects of the display substrate are improved, and the reactivation rate of products is improved.
In one embodiment, as shown in fig. 3, a plurality of via hole pairs 23 connected to each other by the conductive connection line 30 are sequentially arranged in the first direction X, and the conductive connection line 30 extends in the first direction X. The extending direction of the conductive connecting wire 30 is set to be consistent with the arrangement direction of the plurality of interconnecting hole pairs 23, which is beneficial to the conductive connecting wire 30 to connect the plurality of interconnecting hole pairs 23 and facilitate wiring. The first direction X may be parallel to the extending direction of the first edge 11. Illustratively, as shown in fig. 3, a plurality of first via hole pairs 231 are connected to each other by conductive connecting lines 30, the plurality of first via hole pairs 231 are sequentially arranged along a first direction X, and the conductive connecting lines 30 are sequentially arranged along the first direction X.
In one exemplary embodiment, as shown in fig. 3, the conductive connection line 30 may be straight and extend in the first direction X. Illustratively, the conductive connecting line 30 may be a meander line or a wave line, and extend in the first direction X. The specific shape of the conductive connection line 30 is not limited here, as long as the conductive connection line 30 can realize connection of at least two of the pair of transfer holes connected to the same detection input signal.
In one embodiment, as shown in fig. 3, the orthographic projection of the conductive connection line 30 on the display substrate at least partially overlaps the orthographic projection of the corresponding pair of via holes 23 on the display substrate. Illustratively, as shown in fig. 3, the orthographic projection of the conductive connection lines 30 on the display substrate includes the orthographic projection of the corresponding pairs of via holes 23 on the display substrate. The area occupied by the conductive connecting lines 30 can be reduced, the width of the area where the transfer hole pairs 23 are located is not required to be increased, and the method can be suitable for the structural layout of the display substrate frame area in the prior art.
It should be noted that, the via pair 23 may include at least two via holes, and the orthographic projection of the via hole pair 23 on the display substrate is a set of orthographic projections of all via holes in the via hole pair 23 on the display substrate. The front projection of the electrically conductive connection line 30 on the display substrate at least partially overlaps the front projection of the corresponding pair of via holes 23 on the display substrate, i.e. the front projection of the electrically conductive connection line 30 on the display substrate comprises the front projection of at least one via hole of the corresponding pair of via holes 23 on the display substrate, such as the third electrically conductive connection line 33 and the fourth electrically conductive connection line 34 in fig. 4.
In one embodiment, as shown in fig. 3, the plurality of adapter hole pairs 23 may include a plurality of adapter hole pairs, for example, the plurality of adapter hole pairs 23 may include four adapter hole pairs, namely, a first type of adapter hole pair 231, a second type of adapter hole pair 232, a third type of adapter hole pair 233, and a fourth type of adapter hole pair 234. The number of each of the adaptor hole pairs is plural, and each of the adaptor holes Kong Duifen is used for being connected with different detection input signals, for example, when the number of the adaptor hole pairs is four kinds of adaptor holes Kong Duishi, the number of the adaptor holes Kong Duifen is used for being connected with four kinds of different detection input signals. For example, a first type of tap pair 231 is used to connect with a first test input signal, a second type of tap pair 232 is used to connect with a second test input signal, a third type of tap pair 233 is used to connect with a third test input signal, and a fourth type of tap pair 234 is used to connect with a fourth test input signal. The conductive connection lines 30 may include a first conductive connection line 31, a second conductive connection line 32, a third conductive connection line 33, and a fourth conductive connection line 34. At least two of the plurality of first via hole pairs 231 are connected to each other by the first conductive connecting line 31 to form an integral structure, at least two of the plurality of second via hole pairs 232 are connected to each other by the second conductive connecting line 32 to form an integral structure, at least two of the plurality of third via hole pairs 233 are connected to each other by the third conductive connecting line 33 to form an integral structure, and at least two of the plurality of fourth via hole pairs 234 are connected to each other by the fourth conductive connecting line 34 to form an integral structure.
Illustratively, all of the via pairs of each via pair are interconnected by corresponding electrically conductive connecting lines as a unitary structure. For example, all of the plurality of first via hole pairs 231 are connected to each other by the first conductive connecting line 31 as a unitary structure, all of the plurality of second via hole pairs 232 are connected to each other by the second conductive connecting line 32 as a unitary structure, all of the plurality of third via hole pairs 233 are connected to each other by the third conductive connecting line 33 as a unitary structure, and all of the plurality of fourth via hole pairs 234 are connected to each other by the fourth conductive connecting line 34 as a unitary structure. Therefore, the number of the interconnecting transfer holes can be maximized, static electricity can be dispersed to the greatest extent, and the antistatic capability of the display substrate can be improved.
In an exemplary embodiment, the plurality of first via pairs 231, the plurality of second via pairs 232, the plurality of third via pairs 233, and the plurality of fourth via pairs 234 are all arranged in sequence along the first direction X, thereby facilitating the conductive connection lines extending along the first direction to connect all via pairs of each corresponding via pair to one another as a unitary structure.
Illustratively, as shown in fig. 3, the front projection of the conductive connection line 30 on the display substrate includes the front projection of the corresponding pair of via holes 23 on the display substrate, that is, the front projection of the conductive connection line 30 on the display substrate includes the front projection of all via holes of the corresponding pair of via holes 23 on the display substrate. Therefore, the area of the conductive connecting wire can be maximized, the static electricity dispersing capability is further improved, and the antistatic capability of the display substrate is improved.
As shown in fig. 3, the front projection of the first conductive connection line 31 on the display substrate includes the front projection of the first via pair 231 on the display substrate; the orthographic projection of the second conductive connection line 32 on the display substrate includes orthographic projection of the second via pair 232 on the display substrate; the orthographic projection of the third conductive connection line 33 on the display substrate includes orthographic projection of the third via pair 233 on the display substrate; the orthographic projection of the fourth conductive trace 34 onto the display substrate includes orthographic projection of the fourth via pair 234 onto the display substrate.
Fig. 4 is a schematic diagram of a detection circuit region of a display substrate according to another embodiment of the disclosure. In one embodiment, the orthographic projection of the conductive connection lines 30 on the display substrate is located on one side of the orthographic projection of the corresponding pair of via holes 23 on the display substrate. For example, in fig. 4, the front projection of the first conductive connection line 31 on the display substrate is located below the front projection of the first pair of transfer holes 231 on the display substrate, and the front projection of the second conductive connection line 32 on the display substrate is located below the front projection of the second pair of transfer holes 232 on the display substrate. With such a structure, compared with fig. 3, since the conductive connection lines of the corresponding via hole pair and the conductive via line are not overlapped basically, the metal area connected with the via hole is increased, which is more beneficial to dispersing static electricity, and further improves the antistatic capability of the display substrate.
In one embodiment, as shown in fig. 1 and 3, the display substrate includes a flexible circuit board lead area 12, a driving chip input lead area 141, a transfer hole area 20a, a switching device area 20b, and a driving chip output lead area 142, which are sequentially arranged from the first edge 11 toward the inside of the display substrate. The driving chip input pin area 141, the via hole area 20a, the switching device area 20b, and the driving chip output pin area 142 are all located in the driving chip setting area 14. A plurality of switching devices 21 are located in the switching device region 20b, a plurality of via pairs 23 are located in the via region 20a, and conductive connecting lines 30 are disposed in the via region 20a. Each detection signal patch cord 22 connects the corresponding switching device 21 and the patch aperture pair 23, and the detection signal patch cord 22 is located in the switching device region 20b and the patch aperture region 20a.
FIG. 5 is a schematic cross-sectional view of A-A of FIG. 3; FIG. 6 is a schematic view of the cross-sectional B-B structure of FIG. 2; fig. 7 is a schematic view of the C-C cross-sectional structure in fig. 3. In one embodiment, the switching device 21 may be a thin film transistor. As shown in fig. 5, the switching device 21 may include a gate electrode 211, an active layer 212, a source electrode 213, and a drain electrode 214. The switching device 21 shown in fig. 5 is a bottom gate thin film transistor, and it should be noted that the switching device 21 may be a top gate thin film transistor.
In one embodiment, as shown in fig. 7, the display substrate further includes a plurality of conductive patch cords 24 and a plurality of detection signal receiving lines 51. The detection signal receiving line 51 is for receiving a detection input signal. The plurality of conductive patch cords 24 are in one-to-one correspondence with the plurality of patch hole pairs 23, and the conductive patch cords 24 are used for interconnecting the respective patch holes in the corresponding patch hole pairs 23. The plurality of detection signal receiving lines 51 are in one-to-one correspondence with the plurality of switching hole pairs, and exemplarily, referring to fig. 3 and 7, the first detection signal receiving line is corresponding to the first type of switching hole pair 231 and is used for receiving the first detection input signal; the second detection signal receiving line corresponds to the second transfer hole pair 232 and is used for receiving a second detection input signal; the third detection signal receiving line corresponds to the third transfer hole pair 233 and is configured to receive a third detection input signal; the fourth detection signal receiving line corresponds to the third transfer hole pair 234 and is used for receiving a fourth detection input signal.
As shown in fig. 7, the conductive patch cord 24 is connected to the corresponding detection signal patch cord 22 through the first patch hole 23a of the corresponding patch hole pair 23. The conductive patch cord 24 is connected to the corresponding detection signal receiving cord 51 through the second patch hole 23b of the corresponding patch hole pair 23. Thus, connection of the switching device to the detection input signal can be achieved. Illustratively, the conductive connection line 30 is located in the same layer as the conductive patch cord 24. Thereby simplifying the manufacturing process of the display substrate. In fig. 7, the conductive patch cord 24 and the conductive connection cord 30 are integrally formed.
As shown in fig. 7, the display substrate may include a base 61, a first metal layer 62, a first insulating layer 63, a second metal layer 64, a second insulating layer 65, and a third metal layer 66. The first metal layer 62 is located on one side of the substrate 61 and located in the via hole region 20a and the switching device region 20b, and includes a plurality of detection signal receiving lines 51 located in the via hole region 20a. The first insulating layer 63 is located on a side of the first metal layer 62 facing away from the substrate 61, and is located in the via region 20a and the switching device region 20b. The second metal layer 64 is located on a side of the first insulating layer 63 facing away from the substrate 61, and is located in the via region 20a and the switching device region 20b. The second metal layer 64 includes a plurality of detection signal conductive patch cords 22, and source and drain electrodes 213 and 214 of the switching device 21. The second insulating layer 65 is located on the side of the second metal layer 64 facing away from the substrate 61 and is located in the via region 20a and the switching device region 20b. The first via 23a penetrates the second insulating layer 65 to expose the corresponding detection signal patch cord 22, the orthographic projection of the second via 23b on the substrate 61 and the orthographic projection of the detection signal patch cord 22 on the substrate 61 do not overlap, and the second via 23b penetrates the second insulating layer 65 and the first insulating layer 63 to expose the corresponding detection signal receiving cord 51. The third metal layer 66 is located on a side of the second insulating layer 65 facing away from the substrate 61 and is located in the via region 20a, and includes a plurality of conductive via lines 24 and a plurality of conductive connection lines 30. The conductive connection line 30 is disposed above the display substrate, which is more advantageous for electrostatic discharge.
In an exemplary embodiment, as shown in fig. 5, the active layer 212 of the switching device 21 may be located between the first insulating layer 63 and the second metal layer 64.
In the embodiment shown in fig. 7, the conductive connection line 30 is located at the same layer as the conductive patch cord 24, and in other embodiments, the conductive connection line 30 is not limited to be located at the same layer as the conductive patch cord 24, and may be located at other metal layers, as long as the function thereof can be achieved.
In an exemplary embodiment, the substrate may be a glass substrate. The first insulating layer and the second insulating layer may be any one or more of silicon oxide (SiOx), silicon nitride (SiNx), and silicon oxynitride (SiON), and may be a single layer, a multi-layer, or a composite layer. The first insulating layer may be referred to as a Gate Insulating (GI) layer and the second insulating layer may be referred to as a Passivation (PVX) layer. The gate electrode, the source electrode, the drain electrode, and the detection signal patch cord may be made of a metal material such as any one or more of silver (Ag), copper (Cu), aluminum (Al), titanium (Ti), and molybdenum (Mo), or an alloy material of the above metals such as aluminum neodymium alloy (AlNd) or molybdenum niobium alloy (MoNb), and may be a single-layer structure, or a multi-layer composite structure such as Ti/Al/Ti, or the like. The conductive patch cord and the conductive connection cord may be made of transparent conductive material such as indium tin oxide or indium zinc oxide.
In one embodiment, the first type of via pair 231, the second type of via pair 232, the third type of via pair 233, and the fourth type of via pair 234 are respectively configured to connect with the first color pixel detection signal, the second color pixel detection signal, the third color pixel detection signal, and the common detection signal.
Illustratively, as shown in fig. 3, the display substrate may include a plurality of pixel units, and the pixel units may include a first color pixel, a second color pixel, a third color pixel, and a fourth color pixel. The detection circuit may include a plurality of detection circuit units 100, and the plurality of detection circuit units 100 may be in one-to-one correspondence with the plurality of pixel units. The detection circuit unit 100 may include a first type of transfer hole pair 231, a second type of transfer hole pair 232, a third type of transfer hole pair 233, and a fourth type of transfer hole pair 234, and first, second, third, and fourth switching devices 21a, 21b, 21c, and 21d. The first switching device 21a is connected to the first switching pair 231 through the first detection signal switching line 221, the second switching device 21b is connected to the second switching pair 232 through the second detection signal switching line 222, the third switching device 21c is connected to the third switching pair 233 through the third detection signal switching line 223, and the fourth switching device 21d is connected to the fourth switching pair 234 through the fourth detection signal switching line 224.
Illustratively, the first, second, and third colors may be red R, green G, and blue B, respectively. After the detection signal receiving line 51 receives the detection signal, the detection signal is transmitted to the corresponding detection signal patch cord 22 through the corresponding conductive patch cord 24, and when the corresponding switching device 21 is turned on, the detection signal enters the corresponding pixel to detect the pixel. It should be noted that, in the detection, the pixels of the same color in each pixel unit are simultaneously turned on, so in the embodiment of the disclosure, the same via hole pair is connected to each other through the conductive connection line to form an integral structure, which does not affect the detection process of the display substrate.
The embodiment of the disclosure also provides a display panel, which comprises the display substrate in any embodiment of the disclosure. The display panel may be any type of display panel such as a liquid crystal display panel, an organic light emitting diode display panel, an LED display panel, and the like.
Based on the inventive concept of the foregoing embodiments, the present disclosure also provides a display device including a display panel employing the foregoing embodiments. The display device may be: any product or component with display function such as a mobile phone, a tablet computer, a television, a display, a notebook computer, a digital photo frame, a navigator and the like.
In the description of the present specification, it should be understood that the terms "center", "longitudinal", "lateral", "length", "width", "thickness", "upper", "lower", "front", "rear", "left", "right", "vertical", "horizontal", "top", "bottom", "inner", "outer", "clockwise", "counterclockwise", "axial", "radial", "circumferential", etc. indicate orientations or positional relationships based on the orientations or positional relationships shown in the drawings are merely for convenience in describing the present disclosure and simplifying the description, and do not indicate or imply that the device or element being referred to must have a specific orientation, be configured and operated in a specific orientation, and therefore should not be construed as limiting the present disclosure.
Furthermore, the terms "first," "second," and the like, are used for descriptive purposes only and are not to be construed as indicating or implying a relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defining "a first" or "a second" may explicitly or implicitly include one or more such feature. In the description of the present disclosure, the meaning of "a plurality" is two or more, unless explicitly defined otherwise.
In the present disclosure, unless explicitly specified and limited otherwise, the terms "mounted," "connected," "secured," and the like are to be construed broadly, and may be, for example, fixedly connected, detachably connected, or integrally formed; the device can be mechanically connected, electrically connected and communicated; can be directly connected or indirectly connected through an intermediate medium, and can be communicated with the inside of two elements or the interaction relationship of the two elements. The specific meaning of the terms in this disclosure will be understood by those of ordinary skill in the art as the case may be.
In this disclosure, unless expressly stated or limited otherwise, a first feature being "above" or "below" a second feature may include both the first and second features being in direct contact, as well as the first and second features not being in direct contact but being in contact with each other by way of additional features therebetween. Moreover, a first feature being "above," "over" and "on" a second feature includes the first feature being directly above and obliquely above the second feature, or simply indicating that the first feature is higher in level than the second feature. The first feature being "under", "below" and "beneath" the second feature includes the first feature being directly above and obliquely above the second feature, or simply indicating that the first feature is less level than the second feature.
The above disclosure provides many different embodiments or examples for implementing different structures of the disclosure. The components and arrangements of specific examples are described above in order to simplify the present disclosure. Of course, they are merely examples and are not intended to limit the present disclosure. Furthermore, the present disclosure may repeat reference numerals and/or letters in the various examples, which are for the purpose of brevity and clarity, and which do not themselves indicate the relationship between the various embodiments and/or arrangements discussed.
The above is merely a specific embodiment of the disclosure, but the protection scope of the disclosure is not limited thereto, and any person skilled in the art can easily think of various changes or substitutions within the technical scope of the disclosure, which should be covered in the protection scope of the disclosure. Therefore, the protection scope of the present disclosure shall be subject to the protection scope of the claims.

Claims (10)

1. The display substrate is characterized by being provided with a detection circuit for detecting the display substrate, wherein the detection circuit comprises a plurality of switching devices, a plurality of detection signal switching lines and a plurality of switching hole pairs, the plurality of switching devices, the plurality of detection signal switching lines and the plurality of switching hole pairs are in one-to-one correspondence, each switching device is connected with the corresponding switching hole pair through the corresponding detection signal switching line, and at least two switching hole pairs in the switching hole pair used for being connected with the same detection input signal are connected into an integral structure through a conductive connecting wire.
2. The display substrate according to claim 1, wherein a plurality of pairs of via holes connected to each other by the conductive connection line are arranged in order along a first direction, the conductive connection line extending along the first direction.
3. The display substrate according to claim 2, wherein,
the orthographic projection of the conductive connecting wire on the display substrate is positioned at one side of the orthographic projection of the corresponding transfer hole on the display substrate; or,
the orthographic projection of the conductive connecting line on the display substrate at least partially overlaps with the orthographic projection of the corresponding transfer hole pair on the display substrate.
4. A display substrate according to any one of claims 1 to 3, wherein the plurality of via pairs includes a plurality of via pairs, each via pair includes a plurality of via pairs, each via Kong Duifen is configured to be connected to a different detection input signal, the display substrate further includes a plurality of conductive via lines and a plurality of detection signal receiving lines configured to receive the detection input signal, the plurality of conductive via lines are in one-to-one correspondence with the plurality of via pairs and interconnect respective via holes in the corresponding via hole pairs, the plurality of detection signal receiving lines are in one-to-one correspondence with second via holes in the plurality of via hole pairs, the conductive via lines are connected to corresponding detection signal receiving lines through the second via holes in the corresponding via hole pairs, and the conductive connecting lines are on the same layer as the conductive via lines.
5. The display substrate of claim 4, wherein the display substrate comprises a flexible circuit board lead area, a driver chip input lead area, a via area, a switching device area, and a driver chip output lead area sequentially arranged from a first edge toward an inner side, the plurality of switching devices are disposed in the switching device area, the plurality of via pairs are disposed in the via area, and the conductive connection lines are disposed in the via area.
6. The display substrate according to claim 5, comprising:
a substrate;
the first metal layer is positioned on one side of the substrate, positioned in the transfer hole area and the switching device area and comprises a plurality of detection signal receiving lines positioned in the transfer hole area;
the first insulating layer is positioned on one side of the first metal layer, which is away from the substrate, and is positioned in the transfer hole area and the switching device area;
the second metal layer is positioned on one side of the first insulating layer, which is away from the substrate, and is positioned in the transfer hole area and the switching device area, and the second metal layer comprises the plurality of detection signal transfer lines;
the second insulating layer is positioned on one side of the second metal layer, which is away from the substrate, and is positioned in the transfer hole area and the switching device area, wherein the first transfer hole penetrates through the second insulating layer to expose the detection signal transfer line, the orthographic projection of the second transfer hole on the substrate is not overlapped with the orthographic projection of the detection signal transfer line on the substrate, and the second transfer hole penetrates through the second insulating layer and the first insulating layer to expose the corresponding detection signal receiving line;
the third metal layer is positioned on one side of the second insulating layer, which is away from the substrate, and is positioned in the transfer hole area, and comprises a plurality of conductive transfer wires and a plurality of conductive connecting wires.
7. The display substrate of claim 4, wherein the plurality of pairs of transfer holes comprises a plurality of pairs of first transfer holes, a plurality of pairs of second transfer holes, a plurality of pairs of third transfer holes, and a plurality of pairs of fourth transfer holes, the four transfer Kong Duifen being configured to connect with four different detection input signals, the plurality of pairs of first transfer holes, the plurality of pairs of second transfer holes, the plurality of pairs of third transfer holes, and the plurality of fourth transfer holes being sequentially aligned along the first direction.
8. The display substrate of claim 7, wherein the first pair of transfer holes, the second pair of transfer holes, the third pair of transfer holes, and the fourth transfer Kong Duifen are respectively configured to connect with a first color pixel detection signal, a second color pixel detection signal, a third color pixel detection signal, and a common detection signal.
9. A display panel comprising the display substrate of any one of claims 1 to 8.
10. A display device comprising the display panel of claim 9.
CN202111123663.9A 2021-09-24 2021-09-24 Display substrate, display panel and display device Active CN113628577B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111123663.9A CN113628577B (en) 2021-09-24 2021-09-24 Display substrate, display panel and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111123663.9A CN113628577B (en) 2021-09-24 2021-09-24 Display substrate, display panel and display device

Publications (2)

Publication Number Publication Date
CN113628577A CN113628577A (en) 2021-11-09
CN113628577B true CN113628577B (en) 2023-12-08

Family

ID=78390579

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111123663.9A Active CN113628577B (en) 2021-09-24 2021-09-24 Display substrate, display panel and display device

Country Status (1)

Country Link
CN (1) CN113628577B (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103149713A (en) * 2013-03-05 2013-06-12 深圳市华星光电技术有限公司 Array panel detection circuit structure
CN108572486A (en) * 2018-04-27 2018-09-25 武汉华星光电技术有限公司 Array substrate and display panel
CN111752022A (en) * 2020-07-14 2020-10-09 武汉华星光电技术有限公司 Display panel and display device
CN112310044A (en) * 2020-10-29 2021-02-02 合肥京东方显示技术有限公司 Display substrate, preparation method thereof and display device
CN113196159A (en) * 2019-11-29 2021-07-30 京东方科技集团股份有限公司 Display substrate and display device

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109599031B (en) * 2018-12-13 2021-03-26 合肥鑫晟光电科技有限公司 Display substrate, manufacturing method thereof and display device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103149713A (en) * 2013-03-05 2013-06-12 深圳市华星光电技术有限公司 Array panel detection circuit structure
CN108572486A (en) * 2018-04-27 2018-09-25 武汉华星光电技术有限公司 Array substrate and display panel
CN113196159A (en) * 2019-11-29 2021-07-30 京东方科技集团股份有限公司 Display substrate and display device
CN111752022A (en) * 2020-07-14 2020-10-09 武汉华星光电技术有限公司 Display panel and display device
CN112310044A (en) * 2020-10-29 2021-02-02 合肥京东方显示技术有限公司 Display substrate, preparation method thereof and display device

Also Published As

Publication number Publication date
CN113628577A (en) 2021-11-09

Similar Documents

Publication Publication Date Title
US11335739B2 (en) Display panel and display device
CN110211987B (en) Light emitting diode panel
CN112035013B (en) Touch panel, manufacturing method thereof and display device
US9798203B2 (en) Semiconductor device and display device
CN110164879B (en) Array substrate and display device
CN111312742B (en) Backlight module, preparation method thereof and display device
US20170299930A1 (en) Display panel and manufacturing method thereof, and display device
KR20150095988A (en) Display device and method of manufacturing the same
JP7420900B2 (en) Array substrate and display device
CN112711347A (en) Display panel and display device
CN110323228A (en) Substrate and preparation method thereof, electronic device
CN113628577B (en) Display substrate, display panel and display device
US10468470B2 (en) OLED display module and method of forming the same
US11839018B2 (en) Flexible printed circuit board and display touch apparatus
KR20200050011A (en) Semiconductor device and display device having the same
CN110262148B (en) Array substrate, display panel and display device
US11402710B2 (en) Display substrate, display panel, and display apparatus
KR20130015690A (en) Semiconductor device
EP4047653A1 (en) Array substrate and display device
CN217506872U (en) Display panel, display screen and electronic equipment
WO2023206381A1 (en) Display backplate and display apparatus
US20220050572A1 (en) Touch display device
US11908358B2 (en) Gate test part and display device including the same
WO2022266795A9 (en) Driving backplane and manufacturing method therefor, and display device
US20220350445A1 (en) Display device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant