CN113485518A - General LDO transient response enhancement circuit - Google Patents
General LDO transient response enhancement circuit Download PDFInfo
- Publication number
- CN113485518A CN113485518A CN202110582920.9A CN202110582920A CN113485518A CN 113485518 A CN113485518 A CN 113485518A CN 202110582920 A CN202110582920 A CN 202110582920A CN 113485518 A CN113485518 A CN 113485518A
- Authority
- CN
- China
- Prior art keywords
- ldo
- module
- voltage
- transient response
- current source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000001052 transient effect Effects 0.000 title claims abstract description 43
- 230000004044 response Effects 0.000 title claims abstract description 41
- 230000003321 amplification Effects 0.000 claims abstract description 17
- 238000003199 nucleic acid amplification method Methods 0.000 claims abstract description 17
- 239000003990 capacitor Substances 0.000 claims description 37
- 230000008859 change Effects 0.000 claims description 10
- 101150110971 CIN7 gene Proteins 0.000 claims description 3
- 101150110298 INV1 gene Proteins 0.000 claims description 3
- 101100397044 Xenopus laevis invs-a gene Proteins 0.000 claims description 3
- 230000003014 reinforcing effect Effects 0.000 claims 1
- 230000003068 static effect Effects 0.000 abstract description 5
- 230000007246 mechanism Effects 0.000 abstract description 4
- 230000009471 action Effects 0.000 abstract description 3
- 230000001960 triggered effect Effects 0.000 abstract description 3
- 230000009191 jumping Effects 0.000 abstract description 2
- 238000000034 method Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 101100286980 Daucus carota INV2 gene Proteins 0.000 description 1
- 101100397045 Xenopus laevis invs-b gene Proteins 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/26—Current mirrors
Abstract
The invention discloses a general LDO transient response enhancement circuit which comprises five modules of rapid error voltage amplification, rapid threshold comparison, power tube control, single trigger control and state updating. The circuit does not participate in LDO loop control when the output voltage of the LDO is in a normal range, only consumes a small amount of static current, and triggers a transient response enhancement mechanism when the output voltage of the LDO drops to exceed a threshold value, so that the output voltage is quickly recovered to be normal. In order to avoid the output voltage from jumping back and forth under the action of the transient response enhancement circuit, the transient response enhancement mechanism can be triggered only once within a configurable time, and the strength of the transient response enhancement circuit can be configured.
Description
Technical Field
The invention belongs to the field of integrated circuit design, and particularly relates to a general LDO transient response enhancement circuit.
Background
Along with the development of integrated circuits, the complexity of SoC chips is increased, and higher requirements are put forward on power management circuits, such as providing a plurality of different output voltage values for the chips, and requiring noise isolation between different output voltages. A low dropout linear regulator (LDO) is an important component of a power management circuit, and a chip often needs to include a plurality of LDO circuits.
The power tube of the LDO is usually controlled by a loop with limited bandwidth, and the response to the high-frequency fluctuation of the load current is too slow, resulting in transient jitter of the output voltage of the LDO. An output end is connected with an off-chip filter capacitor with a uF magnitude, which is an effective method for filtering high-frequency transient jitter of output voltage. However, due to SoC chip pins and cost considerations, fully integrated LDOs are often used. The on-chip capacitor of the fully integrated LDO output end is only in the order of 100pF, and the off-chip filter capacitor cannot be utilized to provide good transient response performance.
A conventional LDO transient response enhancement circuit without off-chip capacitance is shown in fig. 1. The capacitor Cf is used as a differentiator for sensing the variation trend of the output voltage of the LDO. One end of Cf is connected with the output voltage of LDO, and the other end is connected with the current amplifier. When the output voltage jumps, the voltage across Cf cannot jump suddenly, so that a feedforward current if is generated. After the feedforward current is amplified by the current amplifier, the gate end voltage of the power tube Mp is compensated, so that the output voltage of the LDO is changed. The LDO transient response enhancement circuit introduces a new fast control loop in a basic LDO circuit, and even a small output voltage change can cause the loop state to change. On one hand, the stability of the LDO is deteriorated due to the newly added zero point, and the design difficulty is increased; on the other hand, when the technology is applied to different existing LDO circuits, circuit parameters of the transient enhanced LDO need to be redesigned according to the load current and the configuration condition of zero pole, and the portability is poor.
Object of the Invention
The invention aims to solve the problems in the prior art and provides a general LDO transient response enhancement circuit, so that the jitter amplitude of output voltage of an LDO is reduced and the response time is shortened under the high-speed forward jump of load current. By providing the general LDO transient response enhancement circuit, when the output voltage of the LDO is in a normal range, the general LDO transient response enhancement circuit does not participate in the control of an LDO loop, only consumes a small amount of static current, and when the output voltage of the LDO drops and exceeds a threshold value, a transient response enhancement mechanism is triggered, so that the output voltage is rapidly recovered to be normal. In order to avoid the output voltage from jumping back and forth under the action of the transient response enhancement circuit, the transient response enhancement mechanism can be triggered only once within a configurable time, and the strength of the transient response enhancement circuit can be configured.
Disclosure of Invention
The invention provides a general LDO transient response enhancement circuit, which comprises five modules of rapid error voltage amplification, rapid threshold comparison, power tube control, single trigger control and state update, wherein:
one end of the fast error voltage amplification module is connected with the output end of the LDO, and the other end of the fast error voltage amplification module is connected with the fast threshold comparison module; the rapid error voltage amplification module detects and amplifies the variable quantity of the voltage at the output end of the LDO in real time;
one end of the fast threshold comparison module is connected with the fast error voltage amplification module and receives an error voltage signal output by the fast threshold comparison module, and the other end of the fast threshold comparison module is respectively connected with the power tube control module and the single-trigger control module; the fast threshold comparison module compares the amplified error voltage with a set threshold, and inputs the comparison result into the power tube control module and the single trigger control module respectively as input signals of the power tube control module and the single trigger control module;
the power tube control module is connected to the grid end of the LDO power tube, negative change of output voltage is rapidly compensated by adjusting the grid end voltage of the LDO power tube, and the compensation intensity can be configured as required;
the single trigger module is respectively connected with the rapid threshold comparison module and the state updating module, and the rapid threshold comparison module is closed after the output voltage is adjusted back;
the state updating module updates the state of the rapid threshold comparing module in a certain period, and the updating period can be configured according to requirements.
Preferably, the fast error voltage amplifying module is composed of a P-type MOS transistor MP1, a current source IB2, a P-type MOS transistor MP2, a current source IB2, and a grounded capacitor C1, a voltage node of the gates of MP1 and MP2 is denoted as V1, the voltage node is commonly connected to a non-grounded terminal of the grounded capacitor C1 and the current source IB2, the current source IB1 and the current source IB2 are respectively connected to the drains of MP1 and MP2, and an output terminal VOUT of the general LDO is respectively connected to the sources of MP1 and MP 2; the voltage node at the drain of MP2 is denoted as V2.
Preferably, the fast threshold comparison module is composed of a P-type MOS transistor MP3, a current source IB3, a P-type MOS transistor MP4, an N-type MOS transistor MN1, a resistor R1, and a capacitor C3; the gate of MP3 is connected to the voltage node V1 of the gates of MP1 and MP2, and the drain of MP3 is connected to the current source IB 3; MP3 and MP4 common source, the common source voltage node is denoted as VMIR; MP4 and MN1 share a gate, the voltage of the common gate is denoted as V3, and a resistor R1 is connected between voltage nodes VMIR and V3; the capacitor C3 is connected between the voltage nodes V2 and V3; the input end of the LDO is connected to the sources of MP3 and MP4 and the resistor R1 through the current source IB 5.
Preferably, the power tube control module is composed of an N-type MOS tube MN3 and a controllable current source IB4, wherein an input end of the controllable current source IB4 is connected with a source electrode of MN3, and an output end of the controllable current source IB4 is grounded; the drain electrode of MN3 is connected to the gate end of the IDO power tube;
preferably, the single-trigger control module is composed of an N-type MOS transistor MN4, an N-type MOS transistor MN2, a variable capacitor C4, an inverter INV1, and an inverter INV 2; the source of MN2 is grounded, the drain is connected to the source of MN4, the gate voltage node of MN2 is denoted as V6, which is connected to the non-grounded terminal of the variable capacitor C4, and the other terminal of the variable capacitor C4 is grounded; the output end of the inverter VIN2 is connected to the gate of MN2, the input end of the inverter VIN2 is connected to the gate of MN4, and the gate voltage of MN4 is denoted as V5; the drain electrode of MN4 is connected with the source electrodes of MP3 and MP 4; the voltage node at the input of inverter VN1, designated V4, is connected to the gate of MN3 and the drains of MN1 and MP4, respectively.
Preferably, the state updating module is composed of a variable capacitor C2, one end of the variable capacitor C2 is grounded, and the other end is connected with the sources of MP3 and MP4 and the drain of the N-type MOS transistor MN 4.
More preferably, the P-type MOS transistors MP1 and MP3 and the current sources IB1 and IB3 are 1:1 mirror images, respectively, and the transient response enhancement strength can be obtained by adjusting the controllable current value I of the controllable current source IB4 for different LDO circuitsPULLTo be configured.
Drawings
FIG. 1 is a prior art LDO transient response enhancement circuit without an off-chip capacitor.
FIG. 2 is a block diagram of a general LDO transient response enhancement circuit according to the present invention.
FIG. 3 shows an embodiment of a general LDO transient response enhancement circuit according to the present invention.
Detailed Description
The present invention is described in detail below with reference to the attached drawings.
FIG. 2 is a block diagram of a general LDO transient response enhancement circuit according to the present invention. As shown in the figure, the general LDO transient response enhancement circuit comprises five modules of rapid error voltage amplification, rapid threshold comparison, power tube control, single-trigger control and state updating.
One end of the rapid error voltage amplification module is connected with the output end of the LDO, and the other end of the rapid error voltage amplification module is connected with the rapid threshold comparison module, so that the variable quantity of the voltage at the output end of the LDO is detected and amplified in real time;
one end of the fast threshold comparison module is connected with the fast error voltage amplification module and receives the output error voltage signal, and the other end of the fast threshold comparison module is respectively connected with the power tube control module and the single trigger control module. And the fast threshold comparison module compares the amplified error voltage with a set threshold, and inputs the comparison result into the power tube control module and the single-trigger control module respectively as input signals of the power tube control module and the single-trigger control module.
The power tube control module is connected to the grid end of the LDO power tube, negative change of output voltage is rapidly compensated by adjusting the grid end voltage of the LDO power tube, and the compensation intensity can be configured as required;
the single trigger module is respectively connected with the rapid threshold comparison module and the state updating module, and the rapid threshold comparison module is closed after the output voltage is adjusted back;
the state updating module updates the state of the rapid threshold comparing module in a certain period, and the updating period can be configured according to requirements.
The circuit according to the invention is described in detail below by way of an exemplary embodiment.
Examples
FIG. 3 shows an embodiment of a general LDO transient response enhancement circuit according to the present invention. As shown in the figure:
the fast error voltage amplification module is composed of a P-type MOS tube MP1, a current source IB2, a P-type MOS tube MP2, a current source IB2 and a grounding capacitor C1, a voltage node of the gates of MP1 and MP2 is marked as V1, the voltage node is connected to a non-grounding end of the grounding capacitor C1 and the current source IB2 in common, the current source IB1 and the current source IB2 are respectively connected to the drains of the MP1 and the MP2, and the output end VOUT of the general LDO is respectively connected to the sources of the MP1 and the MP 2; the voltage node at the drain of MP2 is denoted as V2.
The fast threshold comparison module is composed of a P-type MOS tube MP3, a current source IB3, a P-type MOS tube MP4, an N-type MOS tube MN1, a resistor R1 and a capacitor C3; the gate of MP3 is connected to the voltage node V1 of the gates of MP1 and MP2, and the drain of MP3 is connected to the current source IB 3; MP3 and MP4 common source, the common source voltage node is denoted as VMIR; MP4 and MN1 share a gate, the voltage of the common gate is denoted as V3, and a resistor R1 is connected between voltage nodes VMIR and V3; the capacitor C3 is connected between the voltage nodes V2 and V3; the input end of the LDO is connected to the sources of MP3 and MP4 and the resistor R1 through the current source IB 5.
The power tube control module is composed of an N-type MOS tube MN3 and a controllable current source IB4, wherein the input end of the controllable current source IB4 is connected with the source electrode of the MN3, the output end of the controllable current source IB4 is grounded, and the controllable current value of the controllable current source IB4 is marked as IPULL(ii) a The drain of MN3 is connected to the gate of IDO power tube.
The single-trigger control module is composed of an N-type MOS transistor MN4, an N-type MOS transistor MN2, a variable capacitor C4, an inverter INV1 and an inverter INV 2; the source of MN2 is grounded, the drain is connected to the source of MN4, the gate voltage node of MN2 is denoted as V6, which is connected to the non-grounded terminal of the variable capacitor C4, and the other terminal of the variable capacitor C4 is grounded; the output end of the inverter VIN2 is connected to the gate of MN2, the input end of the inverter VIN2 is connected to the gate of MN4, and the gate voltage of MN4 is denoted as V5; the drain electrode of MN4 is connected with the source electrodes of MP3 and MP 4; the voltage node at the input of inverter VN1, designated V4, is connected to the gate of MN3 and the drains of MN1 and MP4, respectively.
The state updating module is composed of a variable capacitor C2, one end of C2 is grounded, the other end is connected with the sources of MP3 and MP4, and is connected with the drain of an N-type MOS transistor MN 4.
Wherein MP1, MP3, IB1 and IB3 are 1:1 mirror image relationship, and the transient response enhanced intensity can be obtained by adjusting the current value I of the controllable current source IB4 for different LDO circuitsPULLTo be configured.
The working principle of the circuit control process of the invention is as follows:
s1: when the output end VOUT of the LDO has a rapid negative change, the change of the V1 node is slow due to the charge holding effect of the capacitor C1, and the MP2 and the current source IB2 form a common-gate amplifier to amplify the VOUT error voltage to the V2 node.
S2: MP1, MP3, IB1 and IB3 are in a 1:1 mirror relationship, so that the VMIR node maintains the direct current information of VOUT; the capacitor C3 and the resistor R1 form an alternating current coupling circuit, an alternating current signal of a V2 node is transmitted to a V3 node, the static level of the V3 node is VMIR, and therefore the inverter formed by the MP4 and the MN1 has no static current; when the fast negative change of VOUT occurs, the fast negative change also occurs on V3, and when the negative change of V3 exceeds the threshold of the inverter consisting of MP4 and MN1, the V4 node is flipped from low to high.
S3: after the V4 node is turned to high VMIR, MN3 is turned on at the current value I set by IB4PULLThe current is extracted from the grid end of the LDO power tube, so that the output current of the power tube is increased, the output voltage is adjusted back, and for different LDO circuits, the transient response enhanced intensity can be adjusted by adjusting the current value IPULLTo be configured.
S4: after the output voltage is adjusted back, the voltages of the nodes V2 and V3 rise, V4 becomes low level, V5 becomes high level, and MN4 is turned on; at this time, V6 remains at high level under the action of C4, MN2 and MN4 both turn on, pulling the VMIR node down to low level, thereby turning off the fast threshold comparison module and avoiding the LDO output voltage from flipping back and forth.
S5: v5 is high, inverter INV2 discharges capacitor C4, after a discharge time, V6 goes low, MN2 is turned off, and the pull-down of VMIR node is finished. IB5 and adjustable capacitor C2 constitute a state update module, which charges the VMIR node again until the VMIR returns to the mirror image of VOUT DC level, ready for the next transient response enhancement triggering event
The invention has the following advantages:
the transient response enhancement circuit of the present invention has a trigger threshold and does not respond to minute jitter such as noise of an output voltage. Under the static condition, the method does not participate in the loop control of the original LDO circuit, has no stability problem, and greatly reduces the design complexity of the transient enhancement type LDO.
The transient response enhancement circuit can be configured in the working intensity and the allowed period, and can be adapted to LDOs with different load current capacities and different pole-zero configurations.
It will be understood by those skilled in the art that the foregoing detailed description is merely exemplary of the preferred embodiments of the invention, and that modifications and substitutions can be made without departing from the spirit of the invention.
Claims (7)
1. The utility model provides a general type LDO transient response reinforcing circuit, includes five modules of quick error voltage amplification, quick threshold value comparison, power tube control, single trigger control and state update, its characterized in that:
one end of the fast error voltage amplification module is connected with the output end of the LDO, and the other end of the fast error voltage amplification module is connected with the fast threshold comparison module; the rapid error voltage amplification module detects and amplifies the variable quantity of the voltage at the output end of the LDO in real time;
one end of the fast threshold comparison module is connected with the fast error voltage amplification module and receives an error voltage signal output by the fast threshold comparison module, and the other end of the fast threshold comparison module is respectively connected with the power tube control module and the single-trigger control module; the fast threshold comparison module compares the amplified error voltage with a set threshold, and inputs the comparison result into the power tube control module and the single trigger control module respectively as input signals of the power tube control module and the single trigger control module;
the power tube control module is connected to the grid end of the LDO power tube, negative change of output voltage is rapidly compensated by adjusting the grid end voltage of the LDO power tube, and the compensation intensity can be configured as required;
the single trigger module is respectively connected with the rapid threshold comparison module and the state updating module, and the rapid threshold comparison module is closed after the output voltage is adjusted back;
the state updating module updates the state of the rapid threshold comparing module in a certain period, and the updating period can be configured according to requirements.
2. The general purpose LDO transient response enhancement circuit of claim 1, wherein: the fast error voltage amplification module is composed of a P-type MOS tube MP1, a current source IB2, a P-type MOS tube MP2, a current source IB2 and a grounding capacitor C1, a voltage node of the gates of MP1 and MP2 is marked as V1 and is commonly connected to a non-grounding end of the grounding capacitor C1 and the current source IB2, the current source IB1 and the current source IB2 are respectively connected to the drains of the MP1 and the MP2, and the output end VOUT of the general LDO is respectively connected to the sources of the MP1 and the MP 2; the voltage node at the drain of MP2 is denoted as V2.
3. The universal LDO transient response enhancement circuit of claim 2, wherein: the fast threshold comparison module is composed of a P-type MOS tube MP3, a current source IB3, a P-type MOS tube MP4, an N-type MOS tube MN1, a resistor R1 and a capacitor C3; the gate of MP3 is connected to the voltage node V1 of the gates of MP1 and MP2, and the drain of MP3 is connected to the current source IB 3; MP3 and MP4 common source, the common source voltage node is denoted as VMIR; MP4 and MN1 share a gate, the voltage of the common gate is denoted as V3, and a resistor R1 is connected between voltage nodes VMIR and V3; the capacitor C3 is connected between the voltage nodes V2 and V3; the input end of the LDO is connected to the sources of MP3 and MP4 and the resistor R1 through the current source IB 5.
4. The general LDO transient response enhancement circuit of claim 3, wherein: the power tube control module is composed of an N-type MOS tube MN3 and a controllable current source IB4, wherein the input end of the controllable current source IB4 is connected with the source electrode of MN3, and the output end of the controllable current source IB4 is grounded; the drain of MN3 is connected to the gate of IDO power tube.
5. The general LDO transient response enhancement circuit of claim 4, wherein: the single-trigger control module is composed of an N-type MOS tube MN4, an N-type MOS tube MN2, a variable capacitor C4, an inverter INV1 and an inverter INV 2; the source of MN2 is grounded, the drain is connected to the source of MN4, the gate voltage node of MN2 is denoted as V6, which is connected to the non-grounded terminal of the variable capacitor C4, and the other terminal of the variable capacitor C4 is grounded; the output end of the inverter VIN2 is connected to the gate of MN2, the input end of the inverter VIN2 is connected to the gate of MN4, and the gate voltage of MN4 is denoted as V5; the drain electrode of MN4 is connected with the source electrodes of MP3 and MP 4; the voltage node at the input of inverter VN1, designated V4, is connected to the gate of MN3 and the drains of MN1 and MP4, respectively.
6. The universal LDO transient response enhancement circuit of claim 5, wherein: the state updating module is composed of a variable capacitor C2, one end of the variable capacitor C2 is grounded, the other end of the variable capacitor C2 is connected with the source electrodes of the MP3 and the MP4, and the other end of the variable capacitor C2 is connected with the drain electrode of the N-type MOS transistor MN 4.
7. The universal LDO transient response enhancement circuit of claim 6, wherein: the P-type MOS transistors MP1 and MP3 and the current sources IB1 and IB3 are respectively in a 1:1 mirror image relationship, and for different LDO circuits, the transient response enhanced intensity can be obtained by adjusting the controllable current value I of the controllable current source IB4PULLTo be configured.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110582920.9A CN113485518B (en) | 2021-05-27 | 2021-05-27 | General LDO transient response enhancement circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110582920.9A CN113485518B (en) | 2021-05-27 | 2021-05-27 | General LDO transient response enhancement circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113485518A true CN113485518A (en) | 2021-10-08 |
| CN113485518B CN113485518B (en) | 2022-11-25 |
Family
ID=77933572
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110582920.9A Active CN113485518B (en) | 2021-05-27 | 2021-05-27 | General LDO transient response enhancement circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113485518B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115309221A (en) * | 2022-08-22 | 2022-11-08 | 西安理工大学 | Fast transient response enhancement circuit applied to LDO (low dropout regulator) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102096434A (en) * | 2010-12-23 | 2011-06-15 | 东南大学 | High-slew-rate error amplifier-based high-accuracy and high-speed low dropout (LDO) regulator circuit |
| CN102541134A (en) * | 2011-05-11 | 2012-07-04 | 电子科技大学 | LDO (Low DropOut Regulator) based on dynamic zero pole tracking technology |
| CN105652946A (en) * | 2016-03-04 | 2016-06-08 | 广东顺德中山大学卡内基梅隆大学国际联合研究院 | Adaptive-bias low-load-regulation low dropout linear voltage stabilizer |
| CN109116905A (en) * | 2018-11-06 | 2019-01-01 | 西安拓尔微电子有限责任公司 | A kind of fast transient response circuit applied to LDO |
| CN209044409U (en) * | 2018-11-06 | 2019-06-28 | 西安拓尔微电子有限责任公司 | A kind of fast transient response circuit applied to LDO |
-
2021
- 2021-05-27 CN CN202110582920.9A patent/CN113485518B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102096434A (en) * | 2010-12-23 | 2011-06-15 | 东南大学 | High-slew-rate error amplifier-based high-accuracy and high-speed low dropout (LDO) regulator circuit |
| CN102541134A (en) * | 2011-05-11 | 2012-07-04 | 电子科技大学 | LDO (Low DropOut Regulator) based on dynamic zero pole tracking technology |
| CN105652946A (en) * | 2016-03-04 | 2016-06-08 | 广东顺德中山大学卡内基梅隆大学国际联合研究院 | Adaptive-bias low-load-regulation low dropout linear voltage stabilizer |
| CN109116905A (en) * | 2018-11-06 | 2019-01-01 | 西安拓尔微电子有限责任公司 | A kind of fast transient response circuit applied to LDO |
| CN209044409U (en) * | 2018-11-06 | 2019-06-28 | 西安拓尔微电子有限责任公司 | A kind of fast transient response circuit applied to LDO |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115309221A (en) * | 2022-08-22 | 2022-11-08 | 西安理工大学 | Fast transient response enhancement circuit applied to LDO (low dropout regulator) |
| CN115309221B (en) * | 2022-08-22 | 2024-03-01 | 西安理工大学 | Quick transient response enhancing circuit applied to LDO |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113485518B (en) | 2022-11-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108803761B (en) | LDO circuit that contains high-order temperature compensation | |
| Kim et al. | A capacitorless LDO regulator with fast feedback technique and low-quiescent current error amplifier | |
| CN108776506B (en) | high-stability low-dropout linear voltage regulator | |
| CN102385410B (en) | Slew-rate enhancement circuit and LDO integrating same | |
| CN104407662B (en) | A kind of underloading transient state strengthens the low pressure difference linear voltage regulator of circuit and this circuit integrated | |
| CN108762363B (en) | LDO circuit of push-pull output stage | |
| CN108803764B (en) | LDO circuit with fast transient response | |
| CN113760029B (en) | Novel low dropout linear regulator based on full MOS reference source | |
| CN112684844B (en) | Low dropout regulator | |
| Hung et al. | Bandwidth and slew rate enhanced OTA with sustainable dynamic bias | |
| CN103472882A (en) | Low dropout regulator of integrated slew rate enhancement circuit | |
| JPH04352508A (en) | Cmos transconductance amplifier with floating operating point | |
| US6639390B2 (en) | Protection circuit for miller compensated voltage regulators | |
| CN112684846B (en) | Error amplifier of low dropout regulator and low dropout regulator | |
| CN114356008B (en) | Low-dropout linear voltage regulator | |
| CN113485518B (en) | General LDO transient response enhancement circuit | |
| CN215219541U (en) | Noise filter circuit and low dropout regulator | |
| TWI535196B (en) | Amplifier and method of operating the same | |
| CN111585516B (en) | Operational amplifier with output clamping function | |
| CN109683648B (en) | LDO circuit | |
| CN113126685B (en) | Noise filter circuit and low dropout regulator | |
| CN111510090B (en) | Operational amplifier with high voltage slew rate and wide output range | |
| Dwibedy et al. | Fully on chip low dropout (LDO) voltage regulator with improved transient response | |
| US8987949B1 (en) | Linear regulator with multiple outputs and local feedback | |
| CN219872231U (en) | Vehicle-standard LIN bus high-transient-response LDO |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CB03 | Change of inventor or designer information |
Inventor after: Kuang Lixue Inventor after: Yu Lilan Inventor after: Ma Xiaolong Inventor after: Han Chunjie Inventor after: Liu Yue Inventor after: Liang Xin Inventor before: Kuang Lixue Inventor before: Yu Lilan Inventor before: Ma Xiaolong Inventor before: Dong Zhao Inventor before: Han Chunjie Inventor before: Liu Yue Inventor before: Liang Xin |
|
| CB03 | Change of inventor or designer information |