CN113467144A - Display substrate, display panel and display device - Google Patents
Display substrate, display panel and display device Download PDFInfo
- Publication number
- CN113467144A CN113467144A CN202110725649.XA CN202110725649A CN113467144A CN 113467144 A CN113467144 A CN 113467144A CN 202110725649 A CN202110725649 A CN 202110725649A CN 113467144 A CN113467144 A CN 113467144A
- Authority
- CN
- China
- Prior art keywords
- substrate
- display
- display area
- common electrode
- electrode bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 141
- 229910052751 metal Inorganic materials 0.000 claims abstract description 49
- 239000002184 metal Substances 0.000 claims abstract description 49
- 239000004973 liquid crystal related substance Substances 0.000 claims description 3
- 239000000126 substance Substances 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 7
- 238000000034 method Methods 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 238000002360 preparation method Methods 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000004080 punching Methods 0.000 description 1
- 210000000707 wrist Anatomy 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1335—Structural association of cells with optical devices, e.g. polarisers or reflectors
- G02F1/133509—Filters, e.g. light shielding masks
- G02F1/133512—Light shielding layers, e.g. black matrix
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1343—Electrodes
- G02F1/134309—Electrodes characterised by their geometrical arrangement
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Mathematical Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Geometry (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Liquid Crystal (AREA)
Abstract
The display substrate, display panel and display device that this disclosure provides include: the substrate comprises a display area and a non-display area surrounding the display area; the shading layer is positioned on the substrate and arranged around the display area in the non-display area, and a gap is formed between the shading layer and the display area; the source-drain metal layer is positioned on one side, away from the light shielding layer, of the substrate base plate and comprises a common electrode bus, the common electrode bus is arranged in a non-display area on at least one side of the display area, the orthographic projection of the common electrode bus on the substrate base plate is at least mutually overlapped with the orthographic projection of the gap on the substrate base plate, and the common electrode bus is provided with a net-shaped structure at the gap.
Description
Technical Field
The present disclosure relates to the field of display technologies, and in particular, to a display substrate, a display panel, and a display device.
Background
At present, customers have higher and higher aesthetic value to the appearance of display products in MNT market, the Borderless (Borderless) display products are exquisite and beautiful due to the appearance, and especially the appearance of the 4-Side Borderless (4-Side Borderless) display products is more high-end and is deeply favored by the customers. Therefore, the proportion of borderless model planning of the client is higher and higher.
The 4-edge frameless display product comprises a display area (AA) and a non-display area surrounding the display area, wherein relatively large metal blocks such as a fan-out (Fanout) line, a gate drive circuit (GOA) and a common electrode bus (Com Busline) are arranged in the non-display area, and the large metal blocks can reflect ambient light to cause metal bright edges and influence user experience. By coating with Ink (Ink) in the non-display areas, reflection of large metal pieces can be avoided. However, due to the limitation of ink coating precision (shift of ± 0.15 mm), in order to avoid ink from invading the display area, the distance between the center value of the ink design and the display area needs to be 0.15mm, so that the ink may not be covered in the area 0-0.3 mm away from the boundary of the display area, and a large metal leaking out of the common electrode bus in the area still causes a metal bright edge.
Disclosure of Invention
In view of this, embodiments of the present disclosure provide a display substrate, a display panel and a display device, so as to improve the problem of metal bright edge of a display product.
Therefore, an embodiment of the present disclosure provides a display substrate, including:
the display device comprises a substrate, a display area and a non-display area, wherein the substrate comprises the display area and the non-display area surrounding the display area;
the shading layer is positioned on the substrate and arranged around the display area in the non-display area, and a gap is formed between the shading layer and the display area;
the source-drain metal layer is positioned on one side, away from the light shielding layer, of the substrate base plate and comprises a public electrode bus, the public electrode bus is arranged in the non-display area on at least one side of the display area, the orthographic projection of the public electrode bus on the substrate base plate at least overlaps with the orthographic projection of the gap on the substrate base plate, and the public electrode bus has a net structure in the gap.
Optionally, in the display substrate provided in the embodiment of the present disclosure, the display substrate further includes: the common electrode layer is positioned on one side, away from the substrate base plate, of the source drain metal layer and comprises a first conductive part positioned in the non-display area, the first conductive part is electrically connected with the common electrode bus, the first conductive part is of a block structure, and the orthographic projection width of the conductive part on the substrate base plate is the same as the orthographic projection width of the common electrode bus on the substrate base plate.
Optionally, in the display substrate provided in the embodiment of the present disclosure, the display substrate further includes: the grid electrode metal layer is positioned between the source drain metal layer and the substrate base plate, the grid electrode metal layer comprises a public electrode wire extending from the display area to the non-display area where the public electrode bus is located, the public electrode wire is electrically connected with the first conductive part, and the orthographic projection of the public electrode wire on the substrate base plate in the non-display area is positioned in the orthographic projection of the public electrode bus on the substrate base plate.
Optionally, in the display substrate provided in the embodiment of the present disclosure, the gate metal layer further includes a gate line that is not overlapped with the common electrode line, the gate line extends from the display region to the non-display region where the common electrode bus line is located, and an orthogonal projection of the gate line on the substrate in the non-display region is located in an orthogonal projection of the common electrode bus line on the substrate.
Optionally, in the display substrate provided in the embodiment of the present disclosure, the source-drain metal layer further includes a data line crossing the gate line in the display region;
the grid structure comprises a first grid line and a second grid line which are arranged in parallel with the grid line, and a third grid line which is arranged in parallel with the data line, wherein the orthographic projection of the first grid line on the substrate is overlapped with the orthographic projection of the grid line in the non-display area, the orthographic projection of the second grid line and the orthographic projection of the third grid line on the substrate are overlapped with the orthographic projection of the common electrode line in the non-display area, and the distance between two adjacent third grid lines is the same as the distance between two adjacent data lines.
Optionally, in the display substrate provided in the embodiment of the present disclosure, the display substrate further includes: the pixel electrode layer is positioned between the grid metal layer and the substrate base plate and comprises a second conductive part positioned in the non-display area, the second conductive part is in contact connection with the public electrode wire, the second conductive part has a block-shaped structure, and the orthographic projection width of the second conductive part on the substrate base plate is the same as the orthographic projection width of the public electrode bus on the substrate base plate.
Optionally, in the display substrate provided in the embodiment of the present disclosure, an orthographic projection of the common electrode bus on the substrate further overlaps with an orthographic projection of a part of the light shielding layer adjacent to the gap on the substrate, the common electrode bus has a block structure at a position where the part of the light shielding layer adjacent to the gap is located, and the block structure has a hollow structure on a side away from the gap.
Optionally, in the display substrate provided in this disclosure, an orthogonal projection width of the common electrode bus on the substrate is 0.2mm to 0.3 mm.
Based on the same inventive concept, the embodiment of the present disclosure further provides a display panel, including: the display substrate and the color film substrate are oppositely arranged, and the liquid crystal layer is positioned between the display substrate and the color film substrate; wherein the content of the first and second substances,
the display substrate is the display substrate provided by the embodiment of the disclosure, and the light-emitting surface of the display panel is the surface of the display substrate on the side away from the color film substrate.
Based on the same inventive concept, the embodiment of the present disclosure further provides a display device, which includes a backlight module and a display panel, where the display panel is the display panel provided in the embodiment of the present disclosure, and the display panel is located on a light emitting side of the backlight module.
The beneficial effects of this disclosure are as follows:
the display substrate, the display panel and the display device provided by the embodiment of the disclosure include: the substrate comprises a display area and a non-display area surrounding the display area; the shading layer is positioned on the substrate and arranged around the display area in the non-display area, and a gap is formed between the shading layer and the display area; the source-drain metal layer is positioned on one side, away from the light shielding layer, of the substrate base plate and comprises a common electrode bus, the common electrode bus is arranged in a non-display area on at least one side of the display area, the orthographic projection of the common electrode bus on the substrate base plate is at least mutually overlapped with the orthographic projection of the gap on the substrate base plate, and the common electrode bus is provided with a net-shaped structure at the gap. The common electrode bus which is not shielded by the light shielding layer at the periphery of the display area is set to be of a net structure, so that the reflection area of the common electrode bus is greatly reduced, and the problem of metal bright edges is effectively solved.
Drawings
Fig. 1 is a schematic structural diagram of a display substrate according to an embodiment of the disclosure;
FIG. 2 is an enlarged view of the Z-region of FIG. 1;
FIG. 3 is a schematic cross-sectional view taken along line I-II of FIG. 2;
FIG. 4 is a schematic structural diagram of the source-drain metal layer in FIG. 2;
FIG. 5 is a schematic structural diagram of the common electrode layer in FIG. 2;
FIG. 6 is a schematic structural diagram of the gate metal layer in FIG. 2;
FIG. 7 is a schematic structural diagram of the pixel electrode layer shown in FIG. 2;
FIG. 8 is a flow chart illustrating the fabrication of the display substrate of FIG. 2;
fig. 9 is a schematic structural diagram of a display panel provided in an embodiment of the present disclosure;
fig. 10 is a schematic structural diagram of a display device according to an embodiment of the present disclosure.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present disclosure more apparent, the technical solutions of the embodiments of the present disclosure will be described clearly and completely with reference to the drawings of the embodiments of the present disclosure. It should be noted that the sizes and shapes of the various figures in the drawings are not to scale, but are merely intended to illustrate the present disclosure. And the same or similar reference numerals denote the same or similar elements or elements having the same or similar functions throughout.
Unless defined otherwise, technical or scientific terms used herein shall have the ordinary meaning as understood by one of ordinary skill in the art to which this disclosure belongs. The use of "first," "second," and similar terms in the description and claims does not indicate any order, quantity, or importance, but rather is used to distinguish one element from another. The word "comprising" or "comprises", and the like, means that the element or item listed before the word covers the element or item listed after the word and its equivalents, but does not exclude other elements or items. "inner", "outer", "upper", "lower", and the like are used merely to indicate relative positional relationships, and when the absolute position of the object being described is changed, the relative positional relationships may also be changed accordingly.
As shown in fig. 1 to 3, a display substrate according to an embodiment of the present disclosure includes:
a substrate 101 including a display area AA and a non-display area BB surrounding the display area AA;
a light-shielding layer 102 disposed on the substrate 101 and surrounding the display area AA in the non-display area BB, wherein a gap d is formed between the light-shielding layer 102 and the display area AA; alternatively, the material of the light shielding layer 102 may be ink, b in fig. 1 is the design center value of the ink, and a and c are the maximum ranges (e.g., ± 1.5mm) of the possible deviation of the ink from the design center value;
the source-drain metal layer SD is located on a side of the substrate 101 away from the light shielding layer 102, the source-drain metal layer SD includes a common electrode bus 103, the common electrode bus 103 is disposed in a non-display area BB on at least one side of the display area AA (for example, may be disposed in the non-display areas BB on the left and right sides of the display area AA shown in fig. 1), an orthographic projection of the common electrode bus 103 on the substrate 101 at least overlaps with an orthographic projection of the gap d on the substrate 101, and the common electrode bus 103 has a mesh structure at the gap d.
In the display substrate provided by the embodiment of the present disclosure, the common electrode bus 103 that is not shielded by the light shielding layer 102 is set to be a mesh structure, so that the reflection area of the common electrode bus 103 is greatly reduced, and thus the problem of metal bright edges is effectively improved.
Optionally, in the display substrate provided in the embodiment of the present disclosure, as shown in fig. 2 to 5, the display substrate may further include: the common electrode layer 2ITO is located on the side, away from the substrate base plate 101, of the source drain metal layer SD, the common electrode layer 2ITO comprises a first conductive portion 104 located in the non-display area BB, the first conductive portion 104 is electrically connected with the common electrode bus 103, the first conductive portion 104 is of a block structure, and the orthographic projection width of the first conductive portion 104 on the substrate base plate 101 is the same as the orthographic projection width of the common electrode bus 103 on the substrate base plate 101.
Since the common electrode layer 2ITO is usually made of transparent conductive materials such as indium tin oxide, the first conductive part 104 having a block structure in the common electrode layer 2ITO can directly transmit light without reflecting light, which does not cause a bright edge problem. In addition, the common electrode layer 2ITO may include a common electrode 105 in the display area AA, optionally, the common electrode 105 is a slit electrode, and the common electrode 105 and the first conductive part 104 are integrally disposed. Thus, the common electrode bus line 103 can supply a drive signal to the common electrode 105 through the first conductive part 104.
In some embodiments, in the display substrate provided in the embodiments of the present disclosure, as shown in fig. 2 to 4 and fig. 6, the display substrate may further include: the Gate metal layer Gate is located between the source-drain metal layer SD and the substrate 101, and the Gate metal layer Gate includes a common electrode line 106 extending from the display area AA to the non-display area BB where the common electrode bus 103 is located, and in order to reduce the resistance of the common electrode bus 103, the common electrode line 106 may be electrically connected to the first conductive part 104, so that the common electrode line 106 and the common electrode bus 103 are connected by the first conductive part 104. In addition, in order to avoid the common electrode line 106 causing a metal bright edge, the common electrode line 106 may be shielded by the common electrode bus 103, so that an orthogonal projection of the common electrode line 106 on the substrate base 101 in the non-display area BB is located in an orthogonal projection of the common electrode bus 103 on the substrate base 101.
In some embodiments, in the display substrate provided in the embodiment of the present disclosure, as shown in fig. 2 to 4 and fig. 6, the Gate metal layer Gate may further include a Gate line 107 that does not overlap with the common electrode line 106, the Gate line 107 extends from the display area AA to a non-display area BB where the common electrode bus line 103 is located, and, in order to avoid a metal bright edge caused by the Gate line 107, the Gate line 107 may be shielded by the common electrode bus line 103, so that an orthogonal projection of the Gate line 107 on the substrate 101 in the non-display area BB is located within an orthogonal projection of the common electrode bus line 103 on the substrate 101.
In some embodiments, in the display substrate provided in the embodiment of the present disclosure, as shown in fig. 2 to fig. 4 and fig. 6, the source-drain metal layer SD may further include a data line 108 crossing the gate line 107 in the display area AA;
the mesh structure of the common electrode bus line 103 may include first and second mesh lines 1031 and 1032 disposed in parallel with the gate lines 107, and third mesh lines 1033 disposed in parallel with the data lines 108, wherein an orthogonal projection of the first mesh line 1031 on the substrate 101 overlaps an orthogonal projection of the gate lines 107 located in the non-display area BB, an orthogonal projection of the second and third mesh lines 1032 and 1033 on the substrate 101 overlaps an orthogonal projection of the common electrode lines 106 located in the non-display area BB (i.e., the common electrode lines 106 also have a mesh shape in the non-display area BB), and a distance between two adjacent third mesh lines 1033 is the same as a distance between two adjacent data lines 108.
The above arrangement may make the mesh structure of the common electrode bus line 103 have the same shape as the grid formed by the data line 108 crossing the gate line 107 and the common electrode line 106 in the display area AA. Generally, to avoid the influence of the etching solution used in the process of the non-display area BB on the pattern in the display area AA, at least one row of dummy (dummy) pixels 109 is disposed in the edge area of the non-display area BB adjacent to the display area AA, and the shape of the metal trace of the dummy pixels 109 is the same as the shape of the metal trace (including the common electrode line 106, the data line 108 and the gate line 107) in the display area AA, so that the metal bright edge at the dummy pixels 109 is hardly visible in the using process. Therefore, even when the mesh structure of the common electrode bus 103 is set to have the same shape as the mesh shape formed by crossing the data lines 108, the gate lines 107 and the common electrode lines 106 in the display area AA, a metal bright edge caused by the common electrode bus 103 is hardly observed, thereby greatly improving the viewing experience.
In some embodiments, in the display substrate provided in the embodiments of the present disclosure, as shown in fig. 2, fig. 3, fig. 6, and fig. 7, the display substrate may further include: and a pixel electrode layer 1ITO located between the Gate metal layer Gate and the substrate base plate 101, wherein the pixel electrode layer 1ITO includes a second conductive part 110 located in the non-display area BB, the second conductive part 110 is in contact connection with the common electrode line 106, the second conductive part 110 has a block structure, and an orthogonal projection width of the second conductive part 110 on the substrate base plate 101 is the same as an orthogonal projection width of the common electrode bus 103 on the substrate base plate 101.
Since the pixel electrode layer 1ITO is usually made of transparent conductive materials such as indium tin oxide, the second conductive part 110 having a block structure in the pixel electrode layer 1ITO can directly transmit light without reflecting light, which does not cause a bright edge problem. The second conductive part 110 has a planar structure, and has a relatively small resistance, and is in contact connection with the common electrode line 106 through the second conductive part 110, so that the second conductive part 110 is electrically connected with the common electrode bus 103 through the common electrode line 106, and the resistance of the common electrode bus 103 can be effectively reduced. In addition, the pixel electrode layer 1ITO may include a plurality of pixel electrodes 111 independently disposed in the display area AA, and in some embodiments, the pixel electrodes 111 may be provided with a driving signal through the transistors 112. Alternatively, the gate electrode of the transistor 112 may be electrically connected to the gate line 107, the source electrode may be electrically connected to the data line 108, and the drain electrode may be electrically connected to the pixel electrode 111; alternatively, the gate electrode of the transistor 112 may be electrically connected to the gate line 107, the source electrode may be electrically connected to the pixel electrode 111, and the drain electrode may be electrically connected to the data line 108.
In some embodiments, in the display substrate provided in the embodiments of the present disclosure, as shown in fig. 2 and fig. 4, an orthogonal projection of the common electrode bus 103 on the substrate 101 further overlaps an orthogonal projection of a portion of the light shielding layer 102 adjacent to the gap d on the substrate 101, and the common electrode bus 103 has a block structure at a position where the portion of the light shielding layer 102 adjacent to the gap d is located, so as to facilitate electrical connection between the common electrode bus 103 and the common electrode line 106 through a perforation. In addition, the block structure of the common electrode bus 103 may have a hollow structure k on a side away from the gap d, so that the common electrode line 106 is electrically connected to the first conductive part 104 at the hollow structure k by punching.
In some embodiments, in the display substrate provided in the embodiments of the present disclosure, an orthogonal projection width of the common electrode bus 103 on the substrate 101 may be 0.2mm to 0.3mm, so as to ensure that no bulk metal exists in a fluctuation range of the ink as much as possible, thereby effectively improving a metal bright edge problem.
Accordingly, the embodiments of the present disclosure also provide a manufacturing method for the above display substrate, and since the structures in the virtual pixel 109 and the display area AA are not improved in the present disclosure, reference may be made to related technologies for the structures in the virtual pixel 109 and the display area AA, and only a manufacturing process of the area where the common electrode bus 103 is located is described herein, specifically as shown in fig. 8, the method includes the following steps:
(1) preparation of pixel electrode layer 1 ITO: in a predetermined region of the common electrode bus line 103 at the periphery of the display area AA, a second conductive part 110 having a block structure is prepared.
(2) Preparing a Gate metal layer Gate: in a predetermined region of the common electrode bus 103, a common electrode line 106 having a local and mesh structure of the gate line 107 is formed, wherein the common electrode line 106 is in contact with the second conductive part 110, and neither the common electrode line 106 nor the second conductive part 110 is in contact with the gate line 107, so as to prevent short circuit.
(3) Preparing a source drain metal layer SD: firstly, forming a gate insulating layer 113 made of silicon nitride by a PECVD (plasma enhanced chemical vapor deposition) process, and then forming a common electrode bus 103 on the gate insulating layer 113 in a preset area of the common electrode bus 103, wherein the part of the common electrode bus 103, which is far away from a display area AA, is of a block structure, and the part, which is close to the display area AA, is of a net structure; the mesh structure of the common electrode bus 103 overlaps with the mesh structure of the common electrode line 106, and a side of the block structure of the common electrode bus 103 away from the display area AA has a hollow structure k to expose a local area of the common electrode line 106.
(4) Preparing a Via hole Via: after a silicon nitride flat layer 114 is formed on the source drain metal layer SD, the flat layer 114 is exposed and etched through a Mask (Via Mask) to form a Via hole Via, exposing the common electrode line 106 and the common electrode bus 103 which need to be conductively connected with the subsequent first conductive part 104.
(5) Preparation of common electrode layer 2 ITO: a first conductive part 104 of a block structure is formed on the planarization layer 114 in a predetermined region of the common electrode bus line 103, so that the first conductive part 104 is electrically connected to the common electrode line 106 and the common electrode bus line 103 Via the Via.
Based on the same inventive concept, an embodiment of the present disclosure further provides a display panel, as shown in fig. 9, which may include: a display substrate 001 and a color filter substrate 002 which are oppositely arranged, and a liquid crystal layer (not shown in the figure) which is positioned between the display substrate 001 and the color filter substrate 002; wherein the content of the first and second substances,
the display substrate 001 is the display substrate 001 provided in the embodiment of the disclosure, and the light emitting surface of the display panel is a surface of the display substrate 001 away from the color film substrate 002.
Because the principle of solving the problem of the display panel is similar to that of solving the problem of the display substrate, the implementation of the display panel provided by the embodiment of the present disclosure can refer to the implementation of the display substrate provided by the embodiment of the present disclosure, and repeated details are not repeated.
Based on the same inventive concept, the embodiment of the present disclosure further provides a display device, as shown in fig. 10, including a backlight module 003 and a display panel 004, where the display panel 004 is the display panel provided by the embodiment of the present disclosure, and the display panel 004 is located on the light emitting side of the backlight module 003. Because the principle of the display device to solve the problem is similar to that of the display panel, the display device provided by the embodiment of the present disclosure may be implemented by the display panel provided by the embodiment of the present disclosure, and repeated details are not repeated.
In some embodiments, the backlight module 003 can be a direct type backlight module or a side type backlight module; the display panel 004 may be a Twisted Nematic (TN) display panel, an advanced super-dimensional field switching (ADS) display panel, a high aperture ratio-advanced super-dimensional field switching (HADS) display panel, an in-plane switching (IPS) display panel, or the like, but is not limited thereto.
In some embodiments, the display device provided in the embodiments of the present disclosure may be: any product or component with a display function, such as a mobile phone, a tablet computer, a television, a display, a notebook computer, a digital photo frame, a navigator, an intelligent watch, a fitness wrist strap, and a personal digital assistant. The display device includes but is not limited to: radio frequency unit, network module, audio output & input unit, sensor, display unit, user input unit, interface unit, memory, processor, and power supply. In addition, it may be understood by those skilled in the art that the above-described structure does not constitute a limitation of the above-described display device provided by the embodiments of the present disclosure, in other words, more or less components described above may be included in the above-described display device provided by the embodiments of the present disclosure, or some components may be combined, or different component arrangements may be provided.
It will be apparent to those skilled in the art that various changes and modifications can be made in the present disclosure without departing from the spirit and scope of the disclosure. Thus, if such modifications and variations of the present disclosure fall within the scope of the claims of the present disclosure and their equivalents, the present disclosure is intended to include such modifications and variations as well.
Claims (10)
1. A display substrate, comprising:
the display device comprises a substrate, a display area and a non-display area, wherein the substrate comprises the display area and the non-display area surrounding the display area;
the shading layer is positioned on the substrate and arranged around the display area in the non-display area, and a gap is formed between the shading layer and the display area;
the source-drain metal layer is positioned on one side, away from the light shielding layer, of the substrate base plate and comprises a public electrode bus, the public electrode bus is arranged in the non-display area on at least one side of the display area, the orthographic projection of the public electrode bus on the substrate base plate at least overlaps with the orthographic projection of the gap on the substrate base plate, and the public electrode bus has a net structure in the gap.
2. The display substrate of claim 1, further comprising: the common electrode layer is positioned on one side, away from the substrate base plate, of the source drain metal layer and comprises a first conductive part positioned in the non-display area, the first conductive part is electrically connected with the common electrode bus, the first conductive part is of a block structure, and the orthographic projection width of the conductive part on the substrate base plate is the same as the orthographic projection width of the common electrode bus on the substrate base plate.
3. The display substrate of claim 2, further comprising: the grid electrode metal layer is positioned between the source drain metal layer and the substrate base plate, the grid electrode metal layer comprises a public electrode wire extending from the display area to the non-display area where the public electrode bus is located, the public electrode wire is electrically connected with the first conductive part, and the orthographic projection of the public electrode wire on the substrate base plate in the non-display area is positioned in the orthographic projection of the public electrode bus on the substrate base plate.
4. The display substrate according to claim 3, wherein the gate metal layer further includes a gate line that does not overlap with the common electrode line, the gate line extending from the display region to the non-display region where the common electrode bus line is located, and an orthogonal projection of the gate line on the substrate in the non-display region is located in an orthogonal projection of the common electrode bus line on the substrate.
5. The display substrate according to claim 4, wherein the source-drain metal layer further comprises a data line crossing the gate line in the display region;
the grid structure comprises a first grid line and a second grid line which are arranged in parallel with the grid line, and a third grid line which is arranged in parallel with the data line, wherein the orthographic projection of the first grid line on the substrate is overlapped with the orthographic projection of the grid line in the non-display area, the orthographic projection of the second grid line and the orthographic projection of the third grid line on the substrate are overlapped with the orthographic projection of the common electrode line in the non-display area, and the distance between two adjacent third grid lines is the same as the distance between two adjacent data lines.
6. The display substrate of claim 3, further comprising: the pixel electrode layer is positioned between the grid metal layer and the substrate base plate and comprises a second conductive part positioned in the non-display area, the second conductive part is in contact connection with the public electrode wire, the second conductive part has a block-shaped structure, and the orthographic projection width of the second conductive part on the substrate base plate is the same as the orthographic projection width of the public electrode bus on the substrate base plate.
7. The display substrate according to any one of claims 1 to 6, wherein an orthographic projection of the common electrode bus on the substrate further overlaps with an orthographic projection of a part of the light shielding layer adjacent to the gap on the substrate, the common electrode bus has a block structure at a position where the part of the light shielding layer adjacent to the gap is located, and the block structure has a hollow structure at a side away from the gap.
8. The display substrate according to claim 7, wherein an orthogonal projection width of the common electrode bus line on the substrate is 0.2mm to 0.3 mm.
9. A display panel, comprising: the display substrate and the color film substrate are oppositely arranged, and the liquid crystal layer is positioned between the display substrate and the color film substrate; wherein the content of the first and second substances,
the display substrate is the display substrate as claimed in any one of claims 1 to 8, and the light-emitting surface of the display panel is the surface of the display substrate on the side away from the color film substrate.
10. A display device, comprising a backlight module and a display panel, wherein the display panel is the display panel according to claim 9, and the display panel is located at a light-emitting side of the backlight module.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110725649.XA CN113467144B (en) | 2021-06-29 | 2021-06-29 | Display substrate, display panel and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110725649.XA CN113467144B (en) | 2021-06-29 | 2021-06-29 | Display substrate, display panel and display device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113467144A true CN113467144A (en) | 2021-10-01 |
| CN113467144B CN113467144B (en) | 2024-03-26 |
Family
ID=77873756
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110725649.XA Active CN113467144B (en) | 2021-06-29 | 2021-06-29 | Display substrate, display panel and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113467144B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114355690A (en) * | 2022-03-16 | 2022-04-15 | 惠科股份有限公司 | Array substrate and display device |
Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000056128A (en) * | 1998-08-07 | 2000-02-25 | Nitto Denko Corp | Optical film filter and plasma display device |
| KR20060081280A (en) * | 2005-01-08 | 2006-07-12 | 삼성전자주식회사 | Display substrate |
| US20090185090A1 (en) * | 2008-01-18 | 2009-07-23 | Nec Lcd Technologies, Ltd. | Lateral electric field type liquid crystal display device |
| KR20110119486A (en) * | 2010-04-27 | 2011-11-02 | 엘지디스플레이 주식회사 | Dual display device and manufacturing method of the same |
| CN102237014A (en) * | 2010-04-26 | 2011-11-09 | Lg电子株式会社 | Multi display device |
| CN105807523A (en) * | 2016-05-27 | 2016-07-27 | 厦门天马微电子有限公司 | Array substrate, display panel comprising same and display device |
| CN106249979A (en) * | 2016-08-31 | 2016-12-21 | 京东方科技集团股份有限公司 | Touch electrode structure and touch control display apparatus |
| CN106908997A (en) * | 2017-04-14 | 2017-06-30 | 昆山龙腾光电有限公司 | LCD board manufacturing method and liquid crystal display panel |
| CN106940489A (en) * | 2017-05-12 | 2017-07-11 | 上海中航光电子有限公司 | A kind of liquid crystal display device |
| TWI616790B (en) * | 2017-02-21 | 2018-03-01 | 友達光電股份有限公司 | Touch Display Device |
-
2021
- 2021-06-29 CN CN202110725649.XA patent/CN113467144B/en active Active
Patent Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000056128A (en) * | 1998-08-07 | 2000-02-25 | Nitto Denko Corp | Optical film filter and plasma display device |
| KR20060081280A (en) * | 2005-01-08 | 2006-07-12 | 삼성전자주식회사 | Display substrate |
| US20090185090A1 (en) * | 2008-01-18 | 2009-07-23 | Nec Lcd Technologies, Ltd. | Lateral electric field type liquid crystal display device |
| CN102237014A (en) * | 2010-04-26 | 2011-11-09 | Lg电子株式会社 | Multi display device |
| KR20110119486A (en) * | 2010-04-27 | 2011-11-02 | 엘지디스플레이 주식회사 | Dual display device and manufacturing method of the same |
| CN105807523A (en) * | 2016-05-27 | 2016-07-27 | 厦门天马微电子有限公司 | Array substrate, display panel comprising same and display device |
| CN106249979A (en) * | 2016-08-31 | 2016-12-21 | 京东方科技集团股份有限公司 | Touch electrode structure and touch control display apparatus |
| TWI616790B (en) * | 2017-02-21 | 2018-03-01 | 友達光電股份有限公司 | Touch Display Device |
| CN106908997A (en) * | 2017-04-14 | 2017-06-30 | 昆山龙腾光电有限公司 | LCD board manufacturing method and liquid crystal display panel |
| CN106940489A (en) * | 2017-05-12 | 2017-07-11 | 上海中航光电子有限公司 | A kind of liquid crystal display device |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114355690A (en) * | 2022-03-16 | 2022-04-15 | 惠科股份有限公司 | Array substrate and display device |
| US11966134B2 (en) | 2022-03-16 | 2024-04-23 | HKC Corporation Limited | Array substrate and display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113467144B (en) | 2024-03-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP3255530B1 (en) | Array substrate and manufacturing method and driving method therefor, and display device | |
| CN103454807B (en) | Array base palte and preparation method thereof, 3D display device | |
| US10181465B2 (en) | Array substrate, display device and manufacturing method of array substrate | |
| US8570475B2 (en) | Array substrate, liquid crystal panel and liquid crystal display | |
| EP3217213A1 (en) | Array substrate, liquid crystal display panel and display device | |
| KR101993283B1 (en) | Array substrate for narrow bezel type liquid crystal display device | |
| CN108550616B (en) | O L ED display substrate, manufacturing method thereof and display device | |
| KR20120056632A (en) | Liquid crystal display device | |
| CN106019751B (en) | Array substrate, manufacturing method thereof and display device | |
| CN108803161B (en) | Display panel, method for manufacturing display panel, and display device | |
| US10204936B2 (en) | Array substrate and method for manufacturing the same, display device | |
| CN109683385B (en) | Reflective curved surface display screen, preparation method thereof and display device | |
| CN110618568A (en) | Liquid crystal display panel, manufacturing method thereof and frameless liquid crystal display device | |
| US9281325B2 (en) | Array substrate, manufacturing method thereof and display device | |
| CN103278971A (en) | Thin film transistor array substrate and manufacturing method thereof | |
| CN204101851U (en) | Display and electronic equipment | |
| CN113467144B (en) | Display substrate, display panel and display device | |
| CN107367875B (en) | Display device | |
| JP2002365665A (en) | Active matrix type liquid crystal display device and its manufacturing method | |
| CN108535925B (en) | Display panel and display device | |
| CN213750597U (en) | Array substrate, touch panel and display device | |
| EP3690537A1 (en) | Array substrate and manufacturing method thereof, and display device | |
| KR20140072422A (en) | Display Device | |
| US20170162609A1 (en) | Display panel and manufacturing method thereof | |
| EP3745191B1 (en) | Pixel structure, array substrate and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |