CN113282126A - Circuit breaker monitoring system and method - Google Patents

Circuit breaker monitoring system and method Download PDF

Info

Publication number
CN113282126A
CN113282126A CN202110828443.XA CN202110828443A CN113282126A CN 113282126 A CN113282126 A CN 113282126A CN 202110828443 A CN202110828443 A CN 202110828443A CN 113282126 A CN113282126 A CN 113282126A
Authority
CN
China
Prior art keywords
pole
potential
mos transistor
constant current
current source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202110828443.XA
Other languages
Chinese (zh)
Inventor
谢利标
胡启
涂宜昌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nanjing Switchgear Factory Co ltd
Original Assignee
Nanjing Switchgear Factory Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nanjing Switchgear Factory Co ltd filed Critical Nanjing Switchgear Factory Co ltd
Priority to CN202110828443.XA priority Critical patent/CN113282126A/en
Publication of CN113282126A publication Critical patent/CN113282126A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00—Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10—Regulating voltage or current
    • G05F1/46—Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/56—Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/327—Testing of circuit interrupters, switches or circuit-breakers
    • G01R31/3271—Testing of circuit interrupters, switches or circuit-breakers of high voltage or medium voltage devices
    • G01R31/3272—Apparatus, systems or circuits therefor
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/50—Testing of electric apparatus, lines, cables or components for short-circuits, continuity, leakage current or incorrect line connections
    • G01R31/52—Testing for short-circuits, leakage current or ground faults

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Electromagnetism (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Measurement Of Current Or Voltage (AREA)

Abstract

A circuit breaker monitoring system and method, comprising: the device comprises a first proportional constant current source, a second proportional constant current source, a first MOS transistor P1, a first signal relay K1, a second signal relay K2 and a first reference constant current source X1; the first proportional constant current source is connected with the second proportional constant current source and used for providing a current carrying serving as a reference towards the second proportional constant current source; the S pole of the MOS tube I P1 is connected with the potential source I, the D pole of the MOS tube I P1 is connected with the current-carrying leading-out terminal E1 of the proportional constant current source II, and the G pole of the MOS tube I P1 is connected with the offset potential terminal E2 of the proportional constant current source I through the signal relay I K1. The monitoring device for the shell power failure of the high-voltage circuit breaker in the prior art is effectively overcome by combining with another structure and method, and the defects of insufficient monitoring precision, insufficient fluctuation resistance and poor starting performance of the monitoring device for the shell power failure of the high-voltage circuit breaker in the prior art are overcome.

Description

Circuit breaker monitoring system and method
Technical Field
The invention relates to the technical field of circuit breakers, in particular to a circuit breaker monitoring system and a circuit breaker monitoring method.
Background
The circuit breaker can be used for distributing electric energy, starting an asynchronous motor infrequently, protecting a power supply circuit, the motor and the like, and automatically cutting off a circuit when faults such as serious overload, short circuit, undervoltage and the like occur, and the function of the circuit breaker is equivalent to the combination of a fuse type switch, an over-under-heat relay and the like. And no parts need to be changed after breaking the fault current. At present, it has been widely used. That is, the circuit breaker means a switching device capable of closing, carrying, and opening/closing a current under a normal circuit condition and closing, carrying, and opening/closing a current under an abnormal circuit condition within a prescribed time. The circuit breaker is divided into a high-voltage circuit breaker and a low-voltage circuit breaker according to the application range of the circuit breaker, the division of high and low voltage boundary lines is fuzzy, and the circuit breaker generally serves as a high-voltage circuit breaker with the voltage of more than 3 kV.
Along with the common application of the high-voltage circuit breaker, certain potential safety hazards and risks are brought, particularly, during the working period of the high-voltage circuit breaker, due to the fact that the line load of the high-voltage circuit breaker is often large, the phenomenon of electricity leakage on the shell of the high-voltage circuit breaker is often caused, the potential safety hazards and the risks are brought, the normal work of the high-voltage circuit breaker is influenced, and therefore the monitoring of the electricity leakage of the shell of the high-voltage circuit breaker is necessary.
The existing monitoring equipment for the electricity leakage of the shell of the high-voltage circuit breaker has the defects of insufficient monitoring precision, insufficient fluctuation resistance and poor starting performance.
Disclosure of Invention
In order to solve the problems, the invention provides a circuit breaker monitoring system and a method, which effectively overcome the defects of insufficient monitoring precision, insufficient fluctuation resistance and poor starting performance of monitoring equipment aiming at the case electrification of a high-voltage circuit breaker in the prior art.
In order to overcome the defects in the prior art, the invention provides a solution for a circuit breaker monitoring system and a method, which comprises the following steps:
a circuit breaker monitoring system comprising:
the device comprises a first proportional constant current source 221, a second proportional constant current source 231, a first MOS transistor P1, a first signal relay K1, a second signal relay K2 and a first reference constant current source X1;
the first proportional constant current source 221 is connected with the second proportional constant current source 231 and used for giving a current carrying as a reference to the second proportional constant current source 231;
the S pole of the MOS tube I P1 is connected with the potential source I, the D pole of the MOS tube I P1 is connected with the current-carrying leading-out end E1 of the proportional constant current source II 231, and the G pole of the MOS tube I P1 is connected with the offset potential end E2 of the proportional constant current source I221 through a signal relay I K1; the G pole of the MOS tube I P1 is connected with an electrode arranged on the shell 241 of the high-voltage circuit breaker through a normally closed contact of a signal relay II K2, and the D pole of the MOS tube I P1 is also electrically connected with a GPIO pin IV of the controller, so that a monitoring signal is sent to the GPIO pin IV of the controller through the D pole of the MOS tube I P1;
the leading-out terminal of the first reference constant current source X1 is connected with the current-carrying leading-out terminal E1 of the second proportional constant current source 231, and the incoming-in terminal of the first reference constant current source X1 is connected with the second potential source.
Further, the potential value of the first potential source is 0V, the potential value of the second potential source is VCC which is higher than 0V, or the potential value of the first potential source is lower than 0V;
an electrode group D1 is arranged on the shell 241 of the high-voltage circuit breaker, the electrode group D1 comprises two vertically opposite electrodes, the two vertically opposite electrodes are a first electrode and a second electrode respectively, and the G pole of the MOS tube I P1 is connected with the first electrode of the electrode group D1 through a normally closed contact of a signal relay II K2.
Further, the circuit breaker monitoring system also comprises a controller, a GPIO pin of the controller is connected with a third potential source through a button, and a signal on the GPIO pin I of the controller is N;
a GPIO pin II of the controller is connected with one end of a coil of a signal relay I K1, the other end of the coil of the signal relay I K1 is grounded, and a signal on the GPIO pin II of the controller is N1;
a GPIO pin III of the controller is connected with one end of a coil of a signal relay II K2, the other end of the coil of the signal relay II K2 is grounded, and a signal on the GPIO pin III of the controller is N2;
the signal that the circuit breaker monitoring system is not started to operate is N, the N is a potential representing the power-on starting operation of the circuit breaker monitoring system, and the potential is a potential higher than 3.5V; n1 represents the operation signal of the first signal relay K1, N2 represents the operation signal of the second signal relay K2, and N3 represents the potential of the current-carrying terminal E1 of the second proportional constant current source 231.
Further, the circuit breaker monitoring system comprises a not gate I251, an incoming end of the not gate I251 is connected with a D pole of an MOS (metal oxide semiconductor) transistor I P1, an outgoing end of the not gate I251 is connected with a GPIO (general purpose input/output) IV of the controller, the outgoing end of the not gate I251 is used for sending a monitoring signal after non-operation to the controller, and the controller receives the monitoring signal after non-operation and then restores the monitoring signal to obtain the monitoring signal.
Further, the proportional constant current source one 221 comprises a MOS transistor two P2, a MOS transistor three P3 and a reference constant current source two X2; the G pole of the MOS transistor I P1 is connected with the G pole of the MOS transistor II P2 through a normally closed contact of a signal relay I K1;
the S pole of the second MOS transistor P2 is connected with the first potential source, the D pole of the second MOS transistor P2 is connected with the offset potential end of the second proportional constant current source 231, and the G pole of the second MOS transistor P2 is connected with the G pole of the third MOS transistor P3;
the S pole of the MOS tube III P3 is connected with the potential source I, and the D pole of the MOS tube III P3 is connected with the G pole of the MOS tube III P3;
the leading-out terminal of the reference constant current source II X2 is connected with the D pole of the MOS tube III P3, and the incoming-in terminal of the reference constant current source II X2 is connected with the potential source II.
Further, the second proportional constant current source 231 includes a fourth MOS transistor P4 and a fifth MOS transistor P5;
the S pole of the MOS tube four P4 is connected with the potential source two, the D pole of the MOS tube four P4 is connected with the D pole of the MOS tube one P1 and the leading-out end of the reference constant current source one X1, and the G pole of the MOS tube four P4 is connected with the G pole of the MOS tube five P5;
the S pole of the MOS tube five P5 is connected with the potential source II, the D pole of the MOS tube five P5 is connected with the D pole of the MOS tube two P2, and the G pole of the MOS tube five P5 is connected with the D pole of the MOS tube five P5.
Furthermore, the overlapping capacitance structures of the first MOS transistor P1, the second MOS transistor P2 and the third MOS transistor P3 are the same, and the overlapping capacitance structures of the fourth MOS transistor P4 and the fifth MOS transistor P5 are the same, so that the current carrying values of the first MOS transistor P1, the second MOS transistor P2 and the third MOS transistor P3 are the same, and the current carrying values of the fourth MOS transistor P4 and the fifth MOS transistor P5 are the same.
Further, the second proportional constant current source 231 further includes a MOS transistor six P6 and a MOS transistor seven P7, and the D pole of the MOS transistor one P1 is connected to the MOS transistor four P4 via a MOS transistor six P6;
the S pole of the MOS tube six P6 is connected with the D pole of the MOS tube one P1, the D pole of the MOS tube six P6 is connected with the D pole of the MOS tube four P4, and the G pole of the MOS tube six P6 is connected with the G pole of the MOS tube seven P7;
the S pole of the MOS transistor seven P7 is connected with the D pole of the MOS transistor two M6, the D pole of the MOS transistor seven P7 is connected with the D pole of the MOS transistor five P5, and the G pole of the MOS transistor seven P7 is connected with the D pole thereof.
Further, the structure of the overlap capacitance of the MOS transistor four P4, the MOS transistor five P5, and the MOS transistor six P6 is the same as that of the overlap capacitance of the MOS transistor seven P7, and is different from that of the overlap capacitance of the MOS transistor one P1.
Further, the circuit breaker monitoring system further includes:
replacing one said not-gate-one 251 with two not-gates-one 421 in series; the input end of one NOT gate I421 of the two NOT gate I421 connected in series is connected with the D pole of the MOS transistor I P1, and the output end of the other NOT gate I421 is connected with the GPIO pin IV of the controller, so that the monitoring signal is transmitted to the controller.
A method of a circuit breaker monitoring system, comprising:
pressing the button to turn on the GPIO pin I and the potential source three N of the controller, so that N is a potential I, and starting to construct the offset potential of the proportional constant current source I221 and the offset potential of the proportional constant current source II 231, namely, the proportional constant current source I generates a current-carrying Z1 used as a reference, then the operating signal transmitted by the GPIO pin II of the controller is a potential II, the potential II is a potential lower than 0.3V, the normally closed contact of the signal relay I K1 is kept on, the operating signal transmitted by the GPIO pin II of the controller is a potential I of the signal relay II S1, the normally closed contact of the signal relay II K2 is off, the G pole of the MOS tube I P1 is communicated with the offset potential end E2 of the proportional constant current source I, the current-carrying value Z2 of the current-carrying passing MOS tube I P1 is equal to the current-carrying value of the current-carrying Z1 used as a reference, the proportional constant current source I221 transmits a current-carrying Z1 used as a reference to the proportional constant current source II 231, the current carrying through the current carrying leading-out terminal E1 of the first proportional constant current source 231 is Z1, the current carrying of the first reference constant current source X1 is Z3, the current carrying value of Z2 is lower than the sum of the current carrying value of Z1 and the current carrying value of Z3, so that the construction of the offset potential of the first proportional constant current source 221 and the offset potential of the second proportional constant current source 231 is finished, and the potential W1 of the G pole of the first MOS transistor P1 is consistent with the potential W2 of the offset potential terminal E2 of the first proportional constant current source;
after the construction of the offset potential of the first proportional constant current source 221 and the offset potential of the second proportional constant current source 231 is finished, an operation signal N1 of a first signal relay K1 transmitted by a second GPIO pin of the controller is converted into a first potential through a second potential, the first signal relay K1 is disconnected, an operation signal N2 of a second signal relay K2 transmitted by a third GPIO pin of the controller is converted into a second potential through the first potential, the second signal relay K2 is switched on, the potential of a second electrode arranged on the housing 241 of the high-voltage circuit breaker is VEE, the potential of the first electrode arranged on the housing 241 of the high-voltage circuit breaker is the potential W1 of the G pole of the first MOS transistor P1, at this time, W1 is consistent with W2, and the electric quantity Y1 stored on the housing 241 of the high-voltage circuit breaker is R x { VEE-W1} - (R x { VEE-W2};
if the housing 241 of the high-voltage circuit breaker is in the power running state, and the time period from the time point when the operation signal N1 of the first signal relay K1 is converted into the first potential to the time point when the potential N3 of the current-carrying terminal E1 of the second proportional constant current source 231 is increased is d (b), the increased current-carrying value d (Z2) of the current-carrying of the MOS transistor one P1 is as shown in the formula (1) and the formula (2):
d(Z2)＝H×(W2+d(W1)-W3)2-H×(W2-W3)2＝Z3 (1)
H=0.5×α×P1×{B1/B2} (2)
wherein d (W1) is the variation of the G pole potential of the MOS transistor-P1 after being converted to the potential one by the operation signal N1 to the potential N3, W3 is the maximum withstand voltage value of the MOS transistor-P1, Z3 is the carrier generated by the reference constant current source-X1 as the reference, α is the average drift velocity of the carrier of the MOS transistor-P1, B1 and B2 are the horizontal longitudinal span and the horizontal transverse span of the overlap capacitance of the MOS transistor-P1, respectively, and P1 is the farad value of the G pole capacitance per square centimeter of the MOS transistor-P1; after the operation signal N1 is converted into a first potential to raise the potential N3, the variation amount of the G pole potential of the MOS transistor P1 is d (W1);
the current carrying value of the current carrying through the electrode group when the housing 241 of the high-voltage circuit breaker is powered off is set to be Z4, and the current carrying through the electrode group when the housing 241 of the high-voltage circuit breaker is powered off is used as a monitoring signal, which is shown in formula (3):
Z4×d(B)＝R×d(W1) (3)
in the formula, R is a farad value of the capacitance RK formed between the first electrode and the second electrode, and a current-carrying value Z4 ═ R × d (W1)/d (b) of a current passing through the electrode group when the housing 241 of the high-voltage circuit breaker is powered off is derived.
The invention has the beneficial effects that:
the invention connects the first proportional constant current source 221 and the second proportional constant current source 231; the S pole of the MOS tube I P1 is connected with the potential source I, the D pole of the MOS tube I P1 is connected with the current-carrying leading-out end E1 of the proportional constant current source II 231, and the G pole of the MOS tube I P1 is connected with the offset potential end E2 of the proportional constant current source I221 through a signal relay I K1; the G pole of the MOS tube I P1 is connected with the shell 241 of the high-voltage circuit breaker through a signal relay II K2; the leading-out terminal of the first reference constant current source X1 is connected with the current-carrying leading-out terminal E1 of the second proportional constant current source 231, and the leading-in terminal of the first reference constant current source X1 is connected with the second potential source, so that the monitoring of the current-carrying value of current-carrying passing through the electrode group when the housing 241 of the constant high-voltage circuit breaker is powered off is achieved. Replacing one said not-gate-one 251 with two not-gates-one 421 in series; the input end of one NOT gate I421 of the two NOT gate I421 connected in series is connected with the D pole of the MOS transistor I P1, and the output end of the other NOT gate I421 is connected with the GPIO pin IV of the controller, so that the monitoring signal is transmitted to the controller. The starting performance of the circuit breaker monitoring system can be enhanced through the structure, monitoring signals are conveniently monitored, and whether the shell of the high-voltage circuit breaker is in the power running state or not is confirmed. The defects that monitoring accuracy is not enough, fluctuation resistance is not enough and starting performance is not good of a monitoring device for the case power failure of the high-voltage circuit breaker in the prior art are effectively overcome.
Drawings
Fig. 1 is an overall structural view of a circuit breaker monitoring system of the present invention.
Fig. 2 is a waveform diagram of an operating signal of the circuit breaker monitoring system of the present invention.
Fig. 3 is a block diagram of a circuit breaker monitoring system of the present invention.
Fig. 4 is a block diagram of another circuit breaker monitoring system of the present invention.
Detailed Description
The invention will be further described with reference to the following figures and examples.
As shown in fig. 1 to 4, a circuit breaker monitoring system includes:
the device comprises a first proportional constant current source 221, a second proportional constant current source 231, a first MOS transistor P1, a first signal relay K1, a second signal relay K2 and a first reference constant current source X1;
the first proportional constant current source 221 is connected with the second proportional constant current source 231 and used for giving a current carrying as a reference to the second proportional constant current source 231;
the S pole of the MOS tube I P1 is connected with the potential source I, the D pole of the MOS tube I P1 is connected with the current-carrying leading-out end E1 of the proportional constant current source II 231, and the G pole of the MOS tube I P1 is connected with the offset potential end E2 of the proportional constant current source I221 through a signal relay I K1; the G pole of the MOS tube I P1 is connected with an electrode arranged on the shell 241 of the high-voltage circuit breaker through a normally closed contact of a signal relay II K2, and the D pole of the MOS tube I P1 is also electrically connected with a GPIO pin IV of the controller, so that a monitoring signal is sent to the GPIO pin IV of the controller through the D pole of the MOS tube I P1;
the leading-out terminal of the first reference constant current source X1 is connected with the current-carrying leading-out terminal E1 of the second proportional constant current source 231, and the incoming-in terminal of the first reference constant current source X1 is connected with the second potential source.
Further, the potential value of the first potential source is 0V, the potential value of the second potential source is VCC higher than 0V, or the potential value of the first potential source can be lower than 0V;
an electrode group D1 is arranged on the shell 241 of the high-voltage circuit breaker, the electrode group D1 comprises two vertically opposite electrodes, the two vertically opposite electrodes are a first electrode and a second electrode respectively, and the G pole of the MOS tube I P1 is connected with the first electrode of the electrode group D1 through a normally closed contact of a signal relay II K2.
Further, as shown in fig. 3, the circuit breaker monitoring system further includes a controller, where the controller may be a single chip microcomputer, a GPIO pin of the controller is connected to a potential source three via a button, and a signal on the GPIO pin of the controller is N; and the third potential source transmits a potential higher than 3.5V.
A GPIO pin II of the controller is connected with one end of a coil of a signal relay I K1, the other end of the coil of the signal relay I K1 is grounded, and a signal on the GPIO pin II of the controller is N1;
a GPIO pin III of the controller is connected with one end of a coil of a signal relay II K2, the other end of the coil of the signal relay II K2 is grounded, and a signal on the GPIO pin III of the controller is N2;
the signal that the circuit breaker monitoring system is not started to operate is N, if N is a potential I which can represent that the circuit breaker monitoring system is electrified to start to operate, the potential I can be a potential higher than 3.5V; n1 represents the operation signal of the first signal relay K1, N2 represents the operation signal of the second signal relay K2, and N3 represents the potential of the current-carrying terminal E1 of the second proportional constant current source 231.
Further, the circuit breaker monitoring system can also include a not gate one 251, an input end of the not gate one 251 is connected with a D pole of a MOS transistor one P1, a leading-out end of the not gate one 251 is connected with a GPIO four of the controller, the leading-out end of the not gate one 251 is used for sending a monitoring signal after non-operation to the controller, and the controller receives the monitoring signal after non-operation and then restores the monitoring signal to obtain the monitoring signal. The configuration can enhance the starting performance of the circuit breaker monitoring system, is very beneficial to monitoring a monitoring signal and confirming whether the shell of the high-voltage circuit breaker is in a power running state, the general monitoring signal is 0 and indicates that the shell is not in the power running state, and the monitoring signal is not 0 and indicates that the shell is in the power running state.
Further, the proportional constant current source one 221 comprises a MOS transistor two P2, a MOS transistor three P3 and a reference constant current source two X2; the G pole of the MOS transistor I P1 is connected with the G pole of the MOS transistor II P2 through a normally closed contact of a signal relay I K1;
the S pole of the second MOS transistor P2 is connected with the first potential source, the D pole of the second MOS transistor P2 is connected with the offset potential end of the second proportional constant current source 231, and the G pole of the second MOS transistor P2 is connected with the G pole of the third MOS transistor P3;
the S pole of the MOS tube III P3 is connected with the potential source I, and the D pole of the MOS tube III P3 is connected with the G pole of the MOS tube III P3;
the leading-out terminal of the reference constant current source II X2 is connected with the D pole of the MOS tube III P3, and the incoming-in terminal of the reference constant current source II X2 is connected with the potential source II.
Further, the second proportional constant current source 231 includes a fourth MOS transistor P4 and a fifth MOS transistor P5;
the S pole of the MOS tube four P4 is connected with the potential source two, the D pole of the MOS tube four P4 is connected with the D pole of the MOS tube one P1 and the leading-out end of the reference constant current source one X1, and the G pole of the MOS tube four P4 is connected with the G pole of the MOS tube five P5;
the S pole of the MOS tube five P5 is connected with the potential source II, the D pole of the MOS tube five P5 is connected with the D pole of the MOS tube two P2, and the G pole of the MOS tube five P5 is connected with the D pole of the MOS tube five P5.
Furthermore, the overlapping capacitance structures of the first MOS transistor P1, the second MOS transistor P2 and the third MOS transistor P3 are the same, and the overlapping capacitance structures of the fourth MOS transistor P4 and the fifth MOS transistor P5 are the same, so that the current carrying values of the first MOS transistor P1, the second MOS transistor P2 and the third MOS transistor P3 are the same, and the current carrying values of the fourth MOS transistor P4 and the fifth MOS transistor P5 are the same. MOS tubes with different structures and overlapping capacitors can be selected, and the current passing through the MOS tube I P1 after the construction of the offset potential is just required to be the same as the current passing through the MOS tube IV P4.
Furthermore, the overlapping capacitance structures of the MOS transistor I P1, the MOS transistor II P2 and the MOS transistor III P3 are the same, the overlapping capacitance structures of the MOS transistor IV P4 and the MOS transistor IV P5 are the same, but the overlapping capacitance structures of the MOS transistor I P1 are different, the MOS transistor I P1, the MOS transistor II P2 and the MOS transistor III P3 are NMOS, and the MOS transistor IV P4 and the MOS transistor IV P5 are PMOS.
The signal on the first GPIO pin of the controller is N, the first GPIO pin of the controller is connected to the controlled terminal of the second reference constant current source X2, N can also represent an operation signal of the second reference constant current source X2, N1 represents an operation signal of the first signal relay K1, N2 represents an operation signal of the second signal relay K2, and N3 represents the potential of the D-pole of the fourth MOS transistor serving as the current-carrying terminal E1 of the second proportional constant current source 231.
In the application, when the operation signal of the reference constant current source two X2 is a first potential, the reference constant current source two X2 generates a reference carrier Z1, the carrier passing through the MOS transistor three P3 is Z1, the parameters of the MOS transistor three P3 and the MOS transistor two P2 are symmetrical, and the carrier passing through the MOS transistor two P2 is Z1; after the normally closed contact of the signal relay I K1 is kept connected, the parameters of the MOS transistor III P3 and the parameters of the MOS transistor I P1 are symmetrical, and the current carrying value of the current carrying Z2 passing through the MOS transistor I P1 is the same as that of the current carrying value of Z1; the D pole of the second MOS transistor P2 is connected with the D pole of the fifth MOS transistor P5, the current carrying of the fifth MOS transistor P5 is Z1, the parameters of the fifth MOS transistor P5 and the fourth MOS transistor P4 are symmetrical, the current carrying of the fourth MOS transistor P4 is Z1, at the moment, the G pole offset potential of the second MOS transistor P2 and the G pole offset potential of the fourth MOS transistor P4 are constructed, and the current carrying value of Z2 is lower than the sum of the current carrying value of Z1 and the current carrying value of Z3.
In this application, the current passing through the MOS transistor is the current carrying through the D pole of the MOS transistor, that is, the current carrying through the S pole of the MOS transistor flowing through the D pole, or the current carrying through the D pole of the MOS transistor flowing through the S pole.
After the construction of the offset potential is finished, an operation signal N1 of the first signal relay K1 is converted into a first potential, a normally closed contact of the first signal relay K1 is disconnected, an operation signal N2 of the second signal relay K2 is converted into a second potential, and a normally closed contact of the second signal relay K2 is connected; after that time, the user can use the device, if the shell 241 of the high-voltage circuit breaker has an electric leakage problem, the potential of the G pole of the MOS transistor I P1 is gradually increased, the current carrying value of the current carrying Z2 of the MOS transistor I P1 is gradually increased, when the current carrying value of the current carrying Z2 of the MOS transistor I P1 is the sum of the current carrying value of Z1 and the current carrying value of Z3, the potential N3 of the pole of the MOS transistor four P4D is increased, the time length for which the operation signal N1 of the signal relay-K1 is converted into the potential one to the potential N3 of the pole D of the MOS transistor four P4 serving as the current-carrying leading-out terminal E1 is set to be D (B), and then the current-carrying value D (Z2) of the increased current-carrying of the MOS transistor-P1 is shown as the formula (1) and the formula (2):
d(Z2)＝H×(W2+d(W1)-W3)2-H×(W2-W3)2＝Z3 (1)
H=0.5×α×P1×{B1/B2} (2)
wherein d (W1) is the variation of the G pole potential of the MOS transistor-P1 after being converted to the potential one by the operation signal N1 to the potential N3, W3 is the maximum withstand voltage value of the MOS transistor-P1, Z3 is the carrier generated by the reference constant current source-X1 as the reference, α is the average drift velocity of the carrier of the MOS transistor-P1, B1 and B2 are the horizontal longitudinal span and the horizontal transverse span of the overlap capacitance of the MOS transistor-P1, respectively, and P1 is the farad value of the G pole capacitance per square centimeter of the MOS transistor-P1; it can be concluded that the variation of the gate potential of the MOS transistor P1 is d (W1) after the operation signal N1 is changed to a potential one to raise the potential N3;
the current carrying value of the current carrying through the electrode group when the housing 241 of the high-voltage circuit breaker is powered off is set to be Z4, and the current carrying through the electrode group when the housing 241 of the high-voltage circuit breaker is powered off is used as a monitoring signal, which is shown in formula (3):
Z4×d(B)＝R×d(W1) (3)
in the formula, R is a farad value of the capacitance RK formed between the first electrode and the second electrode, and thus, a current carrier value Z4 ═ R × d (W1)/d (b) of a current passing through the electrode group when the housing 241 of the high-voltage circuit breaker is powered down can be derived.
Therefore, the set proportional constant current source I221 comprises a MOS tube II P2, a MOS tube III P3 and a reference constant current source II X2; the G pole of the MOS transistor I P1 is connected with the G pole of the MOS transistor II P2 through a normally closed contact of a signal relay I K1; the S pole of the MOS tube II P2 is connected with the potential source I, the D pole of the MOS tube II P2 is connected with the offset potential end of the proportional constant current source II 231, and the G pole of the MOS tube II P2 is connected with the G pole of the MOS tube III P3; the S pole of the MOS transistor III P3 is connected with the first potential source, and the D pole of the MOS transistor III P3 is connected with the G pole of the MOS transistor III P3; the leading-out terminal of the reference constant current source II X2 is connected with the D pole of the MOS tube III P3, and the incoming-in terminal of the reference constant current source II X2 is connected with the potential source II.
The second proportional constant current source 231 comprises a fourth MOS transistor P4 and a fifth MOS transistor P5; the S pole of the MOS tube four P4 is connected with the potential source II, the D pole of the MOS tube four P4 is connected with the D pole of the MOS tube one P1 through a leading-out end of a reference constant current source I X1, and the G pole of the MOS tube four P4 is connected with the G pole of the MOS tube five P5; the S pole of the MOS tube five P5 is connected with the potential source two, the D pole of the MOS tube five P5 is connected with the D pole of the MOS tube two P2, and the G pole of the MOS tube five P5 is connected with the D pole of the MOS tube five P5, so that the condition of the power failure of the shell of the high-voltage circuit breaker is monitored.
Further, the second proportional constant current source 231 further includes a MOS transistor six P6 and a MOS transistor seven P7, and the D pole of the MOS transistor one P1 is connected to the MOS transistor four P4 via a MOS transistor six P6;
the S pole of the MOS tube six P6 is connected with the D pole of the MOS tube one P1, the D pole of the MOS tube six P6 is connected with the D pole of the MOS tube four P4, and the G pole of the MOS tube six P6 is connected with the G pole of the MOS tube seven P7;
the S pole of the MOS transistor seven P7 is connected with the D pole of the MOS transistor two M6, the D pole of the MOS transistor seven P7 is connected with the D pole of the MOS transistor five P5, and the G pole of the MOS transistor seven P7 is connected with the D pole thereof.
Further, the structure of the overlap capacitance of the MOS transistor four P4, the MOS transistor five P5, and the MOS transistor six P6 is the same as that of the overlap capacitance of the MOS transistor seven P7, and is different from that of the overlap capacitance of the MOS transistor one P1.
Therefore, only an MOS tube six P6 and an MOS tube seven P7 are needed to be added, the MOS tube five P5 and the MOS tube seven P7 form a common G pole structure and a common S pole structure, the MOS tube four P4 and the MOS tube six P6 form a common G pole structure and a common S pole structure, the fluctuation of the potential source two is well restrained, the fluctuation resistance performance of the shell of the high-voltage circuit breaker during the monitoring of the power failure condition is improved, the parameter symmetry of the proportional constant current source under the consistency of the overlapping capacitor structure is improved, the performance of the monitoring precision is improved, and the precision of the monitoring of the power failure condition of the shell of the high-voltage circuit breaker can be improved.
Further, the circuit breaker monitoring system further includes:
replacing one said not-gate-one 251 with two not-gates-one 421 in series; the input end of one NOT gate I421 of the two NOT gate I421 connected in series is connected with the D pole of the MOS transistor I P1, and the output end of the other NOT gate I421 is connected with the GPIO pin IV of the controller, so that the monitoring signal is transmitted to the controller. The structure can further enhance the starting performance of the circuit breaker monitoring system, is very beneficial to monitoring a monitoring signal, confirms whether the shell of the high-voltage circuit breaker is in a power running state, generally monitors the signal to be 0 to indicate that the shell is not in the power running state, and monitors the signal to be not 0 to indicate that the shell is in the power running state.
A method of a circuit breaker monitoring system, comprising:
pressing the button to turn on the GPIO pin I and the potential source three N of the controller, so that N is a potential I, and starting to construct the offset potential of the proportional constant current source I221 and the offset potential of the proportional constant current source II 231, namely, the proportional constant current source I generates a current-carrying Z1 used as a reference, then the operating signal transmitted by the GPIO pin II of the controller is a potential II, the potential II is a potential lower than 0.3V, the normally closed contact of the signal relay I K1 is kept on, the operating signal transmitted by the GPIO pin II of the controller is a potential I of the signal relay II S1, the normally closed contact of the signal relay II K2 is off, the G pole of the MOS tube I P1 is communicated with the offset potential end E2 of the proportional constant current source I, the current-carrying value Z2 of the current-carrying passing MOS tube I P1 is equal to the current-carrying value of the current-carrying Z1 used as a reference, the proportional constant current source I221 transmits a current-carrying Z1 used as a reference to the proportional constant current source II 231, the current carrying through the current carrying leading-out terminal E1 of the first proportional constant current source 231 is Z1, the current carrying of the first reference constant current source X1 is Z3, the current carrying value of Z2 is lower than the sum of the current carrying value of Z1 and the current carrying value of Z3, so that the construction of the offset potential of the first proportional constant current source 221 and the offset potential of the second proportional constant current source 231 is finished, and the potential W1 of the G pole of the first MOS transistor P1 is consistent with the potential W2 of the offset potential terminal E2 of the first proportional constant current source; the current carrying of the present application can be an electric current.
After the construction of the offset potential of the first proportional constant current source 221 and the offset potential of the second proportional constant current source 231 is finished, an operation signal N1 of a first signal relay K1 transmitted by a second GPIO pin of the controller is converted into a first potential through a second potential, the first signal relay K1 is disconnected, an operation signal N2 of a second signal relay K2 transmitted by a third GPIO pin of the controller is converted into a second potential through the first potential, the second signal relay K2 is switched on, the potential of a second electrode arranged on the housing 241 of the high-voltage circuit breaker is VEE, the potential of the first electrode arranged on the housing 241 of the high-voltage circuit breaker is the potential W1 of the G pole of the first MOS transistor P1, at this time, W1 is consistent with W2, and the electric quantity Y1 stored on the housing 241 of the high-voltage circuit breaker is R x { VEE-W1} - (R x { VEE-W2};
if the outer shell 241 of the high-voltage circuit breaker is in a power running state, the electric quantity Y1 stored in the electrode group arranged on the outer shell 241 of the high-voltage circuit breaker is gradually reduced, that is, the G pole potential W1 of the MOS transistor-P1 is gradually higher than the W2 after the power running state, the current-carrying value of the current-carrying Z2 passing through the MOS transistor-P1 is gradually increased, when the current-carrying value of the current-carrying Z2 passing through the MOS transistor-P1 is higher than the sum of the Z1 and the Z3, the potential N3 of the current-carrying lead-out terminal E1 of the proportional constant current source two 231 is increased, and the time point when the operation signal N1 passing through the signal relay-K1 is converted into the potential one until the potential N3 of the current-carrying terminal E1 of the proportional current source two 231 is increased by d (b), then the increased current-carrying value d (Z2) of the current-carrying of the MOS transistor-P1 is as shown in formula (1) and formula (2):
d(Z2)＝H×(W2+d(W1)-W3)2-H×(W2-W3)2＝Z3 (1)
H=0.5×α×P1×{B1/B2} (2)
wherein d (W1) is the variation of the G pole potential of the MOS transistor-P1 after being converted to the potential one by the operation signal N1 to the potential N3, W3 is the maximum withstand voltage value of the MOS transistor-P1, Z3 is the carrier generated by the reference constant current source-X1 as the reference, α is the average drift velocity of the carrier of the MOS transistor-P1, B1 and B2 are the horizontal longitudinal span and the horizontal transverse span of the overlap capacitance of the MOS transistor-P1, respectively, and P1 is the farad value of the G pole capacitance per square centimeter of the MOS transistor-P1; it can be concluded that the variation of the gate potential of the MOS transistor P1 is d (W1) after the operation signal N1 is changed to a potential one to raise the potential N3;
the current carrying value of the current carrying through the electrode group when the housing 241 of the high-voltage circuit breaker is powered off is set to be Z4, and the current carrying through the electrode group when the housing 241 of the high-voltage circuit breaker is powered off is used as a monitoring signal, which is shown in formula (3):
Z4×d(B)＝R×d(W1) (3)
in the formula, R is a farad value of the capacitance RK formed between the first electrode and the second electrode, and thus, a current carrier value Z4 ═ R × d (W1)/d (b) of a current passing through the electrode group when the housing 241 of the high-voltage circuit breaker is powered down can be derived.
The proportional constant current source I221 and the proportional constant current source II 231 are connected; the S pole of the MOS tube I P1 is connected with the potential source I, the D pole of the MOS tube I P1 is connected with the current-carrying leading-out end E1 of the proportional constant current source II 231, and the G pole of the MOS tube I P1 is connected with the offset potential end E2 of the proportional constant current source I221 through a signal relay I K1; the G pole of the MOS tube I P1 is connected with the shell 241 of the high-voltage circuit breaker through a signal relay II K2; the leading-out terminal of the first reference constant current source X1 is connected with the current-carrying leading-out terminal E1 of the second proportional constant current source 231, and the leading-in terminal of the first reference constant current source X1 is connected with the second potential source, so that the monitoring of the current-carrying value of current-carrying passing through the electrode group when the housing 241 of the constant high-voltage circuit breaker is powered off is achieved.
In the construction process of the offset potential of the first proportional constant current source 221 and the offset potential of the second proportional constant current source 231, the first signal relay K1 is switched on, and the second signal relay K2 is switched off; after the offset potential of the first proportional constant current source 221 and the offset potential of the second proportional constant current source 231 are established, the manner in which the first signal relay K1 is turned off and the second signal relay K2 is turned on is merely an example and is not a limitation of the present application.
The present invention has been described above in an illustrative manner by way of embodiments, and it will be apparent to those skilled in the art that the present disclosure is not limited to the embodiments described above, and various changes, modifications and substitutions can be made without departing from the scope of the present invention.

Claims (10)

1. A circuit breaker monitoring system, comprising:
the device comprises a first proportional constant current source, a second proportional constant current source, a first MOS transistor P1, a first signal relay K1, a second signal relay K2 and a first reference constant current source X1;
the first proportional constant current source is connected with the second proportional constant current source and used for providing a current carrying serving as a reference towards the second proportional constant current source;
the S pole of the MOS tube I P1 is connected with a potential source I, the D pole of the MOS tube I P1 is connected with a current-carrying leading-out end E1 of the proportional constant current source II, and the G pole of the MOS tube I P1 is connected with a deviation potential end E2 of the proportional constant current source I through a signal relay I K1; the G pole of the MOS tube I P1 is connected with an electrode arranged on the shell of the high-voltage circuit breaker through a normally closed contact of a signal relay II K2, and the D pole of the MOS tube I P1 is also electrically connected with a GPIO pin IV of the controller, so that a monitoring signal is sent to the GPIO pin IV of the controller through the D pole of the MOS tube I P1;
the leading-out terminal of the first reference constant current source X1 is connected with the current-carrying leading-out terminal E1 of the second proportional constant current source, and the incoming-in terminal of the first reference constant current source X1 is connected with the second potential source.
2. The circuit breaker monitoring system of claim 1, wherein a potential value of said first potential source is 0V, a potential value of said second potential source is VCC higher than 0V, or a potential value of said first potential source is lower than 0V;
an electrode group D1 is arranged on the shell 241 of the high-voltage circuit breaker, the electrode group D1 comprises two vertically opposite electrodes, the two vertically opposite electrodes are a first electrode and a second electrode respectively, and the G pole of the MOS tube I P1 is connected with the first electrode of the electrode group D1 through a normally closed contact of a signal relay II K2.
3. The circuit breaker monitoring system of claim 1 further comprising a controller, the GPIO pin of said controller connected to a potential source three via a button, the signal on the GPIO pin one of said controller being N;
a GPIO pin II of the controller is connected with one end of a coil of a signal relay I K1, the other end of the coil of the signal relay I K1 is grounded, and a signal on the GPIO pin II of the controller is N1;
a GPIO pin III of the controller is connected with one end of a coil of a signal relay II K2, the other end of the coil of the signal relay II K2 is grounded, and a signal on the GPIO pin III of the controller is N2;
the signal that the circuit breaker monitoring system is not started to operate is N, the N is a potential representing the power-on starting operation of the circuit breaker monitoring system, and the potential is a potential higher than 3.5V; n1 represents the operation signal of the signal relay I K1, N2 represents the operation signal of the signal relay II K2, and N3 represents the electric potential of the current-carrying terminal E1 of the proportional constant current source II.
4. The circuit breaker monitoring system according to claim 1, wherein the circuit breaker monitoring system comprises a first not gate, an incoming terminal of the first not gate is connected with a D pole of a first MOS transistor P1, an outgoing terminal of the first not gate is connected with a GPIO four of the controller, the outgoing terminal of the first not gate is used for sending a monitoring signal after non-operation to the controller, and the controller receives the monitoring signal after non-operation and restores the monitoring signal to obtain the monitoring signal.
5. The circuit breaker monitoring system of claim 1, wherein the proportional constant current source one comprises a MOS transistor two P2, a MOS transistor three P3, and a reference constant current source two X2; the G pole of the MOS transistor I P1 is connected with the G pole of the MOS transistor II P2 through a normally closed contact of a signal relay I K1;
the S pole of the second MOS transistor P2 is connected with the first potential source, the D pole of the second MOS transistor P2 is connected with the offset potential end of the second proportional constant current source, and the G pole of the second MOS transistor P2 is connected with the G pole of the third MOS transistor P3;
the S pole of the MOS tube III P3 is connected with the potential source I, and the D pole of the MOS tube III P3 is connected with the G pole of the MOS tube III P3;
the leading-out terminal of the reference constant current source II X2 is connected with the D pole of the MOS tube III P3, and the incoming-in terminal of the reference constant current source II X2 is connected with the potential source II.
6. The circuit breaker monitoring system of claim 5, wherein the proportional constant current source two comprises MOS transistor four P4 and MOS transistor five P5;
the S pole of the MOS tube four P4 is connected with the potential source two, the D pole of the MOS tube four P4 is connected with the D pole of the MOS tube one P1 and the leading-out end of the reference constant current source one X1, and the G pole of the MOS tube four P4 is connected with the G pole of the MOS tube five P5;
the S pole of the MOS tube five P5 is connected with the potential source II, the D pole of the MOS tube five P5 is connected with the D pole of the MOS tube two P2, and the G pole of the MOS tube five P5 is connected with the D pole of the MOS tube five P5.
7. The circuit breaker monitoring system according to claim 6, wherein the overlapping capacitance structures of MOS transistor I P1, MOS transistor II P2 and MOS transistor III P3 are the same, and the overlapping capacitance structures of MOS transistor IV P4 and MOS transistor IV P5 are the same, so that the current carrying values of the current carrying of MOS transistor I P1, MOS transistor II P2 and MOS transistor IV P3 are the same, and the current carrying values of the current carrying of MOS transistor IV P4 and MOS transistor IV P5 are the same;
the second proportional constant current source 231 further comprises a sixth MOS transistor P6 and a seventh MOS transistor P7, and the D pole of the first MOS transistor P1 is connected with a fourth MOS transistor P4 through the sixth MOS transistor P6;
the S pole of the MOS tube six P6 is connected with the D pole of the MOS tube one P1, the D pole of the MOS tube six P6 is connected with the D pole of the MOS tube four P4, and the G pole of the MOS tube six P6 is connected with the G pole of the MOS tube seven P7;
the S pole of the MOS transistor seven P7 is connected with the D pole of the MOS transistor two M6, the D pole of the MOS transistor seven P7 is connected with the D pole of the MOS transistor five P5, and the G pole of the MOS transistor seven P7 is connected with the D pole thereof.
8. The circuit breaker monitoring system of claim 7, wherein the MOS transistor four P4, the MOS transistor five P5 and the MOS transistor six P6 have the same structure as the overlapping capacitance of the MOS transistor seven P7 and have different structures from the overlapping capacitance of the MOS transistor one P1.
9. The circuit breaker monitoring system of claim 6, further comprising:
replacing one NOT gate I by two NOT gates I connected in series; the input end of one NOT gate I of the two NOT gate I connected in series is connected with the D pole of the MOS transistor I P1, and the output end of the other NOT gate I is connected with the GPIO pin IV of the controller, so that the monitoring signal is transmitted to the controller.
10. A method of a circuit breaker monitoring system, comprising:
pressing a button to enable a GPIO pin I and a potential source three N of the controller to be connected, wherein N is a potential I, and then the button is started to construct an offset potential of a proportional constant current source I and an offset potential of a proportional constant current source II, namely the proportional constant current source I generates a current carrying Z1 used as a reference, then an operation signal transmitted by the GPIO pin II of the controller is a potential II, the potential II is a potential lower than 0.3V, a normally closed contact of a signal relay I K1 is kept connected, an operation signal transmitted by the GPIO pin II of the controller is a potential I of a signal relay II S1, a normally closed contact of a signal relay II K2 is disconnected, a G pole of a MOS tube I P1 is communicated with an offset potential end E2 of the proportional constant current source I, a current carrying value Z2 of a current carrying passing through a MOS tube I P1 is equal to a current carrying value of a current carrying Z1 used as a reference, and the proportional constant current source I transmits a current carrying Z1 used as a reference to the proportional constant current source II, the current carrying passing through the current carrying leading-out terminal E1 of the first proportional constant current source 231 is Z1, the current carrying of the first reference constant current source X1 is Z3, the current carrying value of Z2 is lower than the sum of the current carrying value of Z1 and the current carrying value of Z3, so that the construction of the offset potential of the first proportional constant current source and the offset potential of the second proportional constant current source is finished, and the potential W1 of the G pole of the first MOS transistor P1 is consistent with the potential W2 of the offset potential terminal E2 of the first proportional constant current source;
after the construction of the offset potential of the first proportional constant current source and the offset potential of the second proportional constant current source is finished, an operation signal N1 of a first signal relay K1 transmitted by a second GPIO pin of the controller is converted into a first potential through the second potential, the first signal relay K1 is disconnected, an operation signal N2 of a second signal relay K2 transmitted by a third GPIO pin of the controller is converted into a second potential through the first potential, the second signal relay K2 is connected, the potential of a second electrode arranged on the housing of the high-voltage circuit breaker is VEE, the potential of the first electrode arranged on the housing 241 of the high-voltage circuit breaker is W1 of a G pole of a first MOS transistor P1, at this time, W1 is consistent with W2, and the electric quantity Y1 stored on the housing 241 of the high-voltage circuit breaker is R x { VEE-W1} - (R x { VEE-W2};
if the housing of the high-voltage circuit breaker is in a power running state, and the time period from the time point when the operation signal N1 of the first signal relay K1 is converted into the first potential to the time point when the potential N3 of the current-carrying terminal E1 of the second proportional constant current source 231 is increased is d (b), the current-carrying value d (Z2) of the current-carrying of the MOS transistor one P1 is increased as shown in the formula (1) and the formula (2):
d(Z2)＝H×(W2+d(W1)-W3)2-H×(W2-W3)2＝Z3 (1)
H=0.5×α×P1×{B1/B2} (2)
wherein d (W1) is the variation of the G pole potential of the MOS transistor-P1 after being converted to the potential one by the operation signal N1 to the potential N3, W3 is the maximum withstand voltage value of the MOS transistor-P1, Z3 is the carrier generated by the reference constant current source-X1 as the reference, α is the average drift velocity of the carrier of the MOS transistor-P1, B1 and B2 are the horizontal longitudinal span and the horizontal transverse span of the overlap capacitance of the MOS transistor-P1, respectively, and P1 is the farad value of the G pole capacitance per square centimeter of the MOS transistor-P1; after the operation signal N1 is converted into a first potential to raise the potential N3, the variation amount of the G pole potential of the MOS transistor P1 is d (W1);
setting the current-carrying value of current-carrying passing through the electrode group when the shell of the high-voltage circuit breaker is powered off to be Z4, and taking the current-carrying passing through the electrode group when the shell of the high-voltage circuit breaker is powered off as a monitoring signal, wherein the monitoring signal is shown as a formula (3):
Z4×d(B)＝R×d(W1) (3)
in the formula, R is a farad value of the capacitance RK formed between the first electrode and the second electrode, and a current-carrying value Z4 ═ R × d (W1)/d (b) of current-carrying passing through the electrode group when the housing of the high-voltage circuit breaker is powered off is derived.
CN202110828443.XA 2021-07-22 2021-07-22 Circuit breaker monitoring system and method Pending CN113282126A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110828443.XA CN113282126A (en) 2021-07-22 2021-07-22 Circuit breaker monitoring system and method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110828443.XA CN113282126A (en) 2021-07-22 2021-07-22 Circuit breaker monitoring system and method

Publications (1)

Publication Number Publication Date
CN113282126A true CN113282126A (en) 2021-08-20

Family

ID=77287118

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110828443.XA Pending CN113282126A (en) 2021-07-22 2021-07-22 Circuit breaker monitoring system and method

Country Status (1)

Country Link
CN (1) CN113282126A (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN204203400U (en) * 2014-12-03 2015-03-11 广东梅雁吉祥水电股份有限公司 A kind of generator casing earth detector
CN206223895U (en) * 2016-10-27 2017-06-06 深圳市沃特沃德股份有限公司 A kind of electric-leakage detection circuit and terminal
CN207571234U (en) * 2017-05-19 2018-07-03 中国石油天然气股份有限公司 Leakage alarm
CN109959837A (en) * 2017-12-25 2019-07-02 北京兆易创新科技股份有限公司 A kind of electric-leakage detection circuit
CN210894641U (en) * 2019-10-23 2020-06-30 山东理工大学 Electric leakage detection device for surface of electric equipment shell

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN204203400U (en) * 2014-12-03 2015-03-11 广东梅雁吉祥水电股份有限公司 A kind of generator casing earth detector
CN206223895U (en) * 2016-10-27 2017-06-06 深圳市沃特沃德股份有限公司 A kind of electric-leakage detection circuit and terminal
CN207571234U (en) * 2017-05-19 2018-07-03 中国石油天然气股份有限公司 Leakage alarm
CN109959837A (en) * 2017-12-25 2019-07-02 北京兆易创新科技股份有限公司 A kind of electric-leakage detection circuit
CN210894641U (en) * 2019-10-23 2020-06-30 山东理工大学 Electric leakage detection device for surface of electric equipment shell

Similar Documents

Publication Publication Date Title
US10333321B2 (en) Overvoltage and overcurrent protection circuit and mobile terminal
CN1848582B (en) Electrified wire netting supervisory relay for automatic phase correcting, possessing switch output
CN103023000B (en) Grid current limiting device and grid current limiting device and grid current limiting system
CN211061653U (en) Relay state detection system for high-voltage power distribution unit of all-in-one controller
CN105958437B (en) Realize the control circuit of breaker decompression tripping in external circuit
CN101752832B (en) Electric-leakage circuit breaker
DE102016223264A1 (en) breaker
CN113282126A (en) Circuit breaker monitoring system and method
CN209375234U (en) A kind of DC UPS
US11972915B2 (en) Breaking device
CN114336953A (en) Control method of energy router, central controller and energy router
CN220964318U (en) Power converter protection device and power conversion system
CN105322518A (en) Control cubicle matched with GIS equipment for use
CN201868839U (en) Over-current protection circuit
CN113437740B (en) Prevent empty semiconductor detection power supply unit of electrified
CN215733649U (en) High-reliability UPS seamless switching device
CN214042043U (en) Control protection circuit
CN219659412U (en) Driving circuit of three-terminal fuse and electronic equipment
CN2165557Y (en) Multifunctional protector for motor
CN215578418U (en) Novel circuit breaker energy storage control circuit
CN111865062B (en) Auxiliary power supply starting circuit based on single-phase/three-phase booster circuit
CN210269931U (en) Operation control power supply circuit based on micro switch
CN211018798U (en) Short circuit isolation circuit suitable for loop bus
CN220066879U (en) Current-limiting protection circuit of switch cabinet
CN217789377U (en) Fluid system protection device and gas turbine power generation system based on power source

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20210820

RJ01 Rejection of invention patent application after publication