CN113254383B - Embedded board card data storage method and system based on Feiteng and FPGA - Google Patents
Embedded board card data storage method and system based on Feiteng and FPGA Download PDFInfo
- Publication number
- CN113254383B CN113254383B CN202110677609.2A CN202110677609A CN113254383B CN 113254383 B CN113254383 B CN 113254383B CN 202110677609 A CN202110677609 A CN 202110677609A CN 113254383 B CN113254383 B CN 113254383B
- Authority
- CN
- China
- Prior art keywords
- file
- feiteng
- feiteng processor
- fpga
- xdma
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0026—PCI express
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
Abstract
The invention discloses a data storage method and a system of an embedded board card based on Feiteng and FPGA, wherein a storage disk and an FPGA chip are in communication connection through a non-standard plug connector to form a VPX board card; the invention also provides a Feiteng processor which is in communication connection with the FPGA chip, wherein the Feiteng processor runs with a kylin operating system, the operating system is provided with a user space file system, and a user can be compatible with a standard file management system through the user space file system so as to manage and operate the data files in the storage disk; that is to say, the data storage method of the embedded board card based on the Feiteng and the FPGA, which is provided by the invention, can have a large capacity and can be compatible with a standard file management system of an operating system.
Description
Technical Field
The invention relates to the technical field of data storage, in particular to a data storage method and a data storage system of an embedded board card based on Feiteng and FPGA.
Background
The VPX embedded board card has the advantages of small volume, good shock resistance, low power consumption and the like, is widely applied to the fields of industrial control, machinery, navigation and aerospace and the like, and is mainly used for data acquisition and storage. However, the VPX embedded board card has a small volume, and generally does not have too many standard storage interfaces, and the limited storage interfaces restrict the number of storage disks that the VPX embedded board card can connect to, so that it is difficult for the VPX embedded board card to increase the storage capacity by directly increasing the storage disks connected to the storage interfaces.
For example, 1 VPX embedded board can only set up 2 standard storage interfaces (such as SATA interfaces or NVMe interfaces) at most, while the maximum capacity of a single storage disk that can be recognized by one standard storage interface is generally 2TB, and the maximum capacity of 2 standard storage interfaces is that of 4TB, which greatly limits the storage capacity that the VPX embedded board can apply.
Therefore, in order to realize larger storage disk capacity, the capacity of a single storage disk needs to be enlarged; but is limited by the upper limit of the capacity of Flash (Flash memory granule) on a chip, the capacity of a single memory disc is limited. In view of the foregoing, there is a need for a data storage scheme of a standard file management system that has a large capacity and is compatible with an operating system.
Disclosure of Invention
The invention mainly aims to provide a data storage method and a data storage system of an embedded board card based on Feiteng and FPGA, and aims to solve the problem that a data storage scheme which has high capacity and can be compatible with a standard file management system of an operating system is urgently needed at present.
The technical scheme provided by the invention is as follows:
a data storage method of an embedded board card based on Feiteng and FPGA is applied to the embedded board card based on Feiteng and FPGA; the embedded board card based on the Feiteng and the FPGA comprises an FPGA chip, a Feiteng processor and a plurality of non-standard plug connectors; the FPGA chip is in communication connection with the Feiteng processor; each nonstandard plug connector is in communication connection with the FPGA chip; the Feiteng processor runs a kylin operating system; the kylin operating system is provided with a file management module and a user space file system; the method comprises the following steps:
connecting a storage disk to each non-standard plug connector in a communication manner so as to enable the storage disk to be connected to the FPGA chip in a communication manner;
the Feiteng processor generates an operation instruction through a file management module;
and the Feiteng processor performs corresponding operation on the storage disk through the user space file system and the FPGA chip based on the operation instruction.
Preferably, the file management module is a file resource manager; the kylin operating system is also provided with an XDMA driver; the FPGA chip is provided with a PCIe interface, an SATA-IP core and an XDMA-PCIe-IP core; the storage disk is in communication connection with the SATA-IP core through the non-standard plug connector; the SATA-IP core is in communication connection with the XDMA-PCIe-IP core; the XDMA-PCIe-IP core is in communication connection with the Feiteng processor through the PCIe interface; the Feiteng processor performs corresponding operations on the storage disk through the user space file system and the FPGA chip based on the operation instruction, and the operations include:
and the Feiteng processor performs corresponding operation on the storage disk through the user space file system, the XDMA driver, the XDMA-PCIe-IP core and the SATA-IP core based on the operation instruction.
Preferably, the kylin operating system runs a FUSE application program; the kylin operating system is provided with a virtual file system and a kernel file system; the Feiteng processor performs corresponding operations on the storage disk through the user space file system, the XDMA driver, the XDMA-PCIe-IP core and the SATA-IP core based on the operation instruction, and the operations include:
the file management module accesses the virtual file system through system call based on the operation instruction;
the virtual file system acquires the address of the file corresponding to the operation instruction based on the operation instruction;
the virtual file system returns the operation instruction and the address to the FUSE application program through a FUSE driver and a libfuse interface library;
the FUSE application accesses the XDMA-PCIe-IP core through an XDMA interface library, a libxdma interface, the XDMA driver, the PCIe-XDMA driver, and the PCIe interface based on the operation instruction and the address;
and the XDMA-PCIe-IP core checks the files in the address of the storage disk to operate through the SATA-IP core based on the operation instruction.
Preferably, the file management module is a file resource manager; the kylin operating system is provided with an XDMA-ext4 file system, an XDMA driver, a file system programming interface and a virtual file system; the FPGA chip is provided with a PCIe interface, an SATA-IP core and an XDMA-PCIe-IP core; the storage disk is in communication connection with the SATA-IP core through the non-standard plug connector; the SATA-IP core is in communication connection with the XDMA-PCIe-IP core; the XDMA-PCIe-IP core is in communication connection with the Feiteng processor through the PCIe interface; the Feiteng processor generates an operation instruction through the file management module and then generates an operation instruction;
the file management module calls the virtual file system through the file system programming interface system based on the operation instruction so as to acquire the address of the file corresponding to the operation instruction;
the virtual file system accesses the XDMA-PCIe-IP core through the XDMA-ext4 file system, the XDMA driver, a PCIe-XDMA driver, and the PCIe interface based on the operation instruction and the address;
and the XDMA-PCIe-IP core checks the files in the address of the storage disk to operate through the SATA-IP core based on the operation instruction.
Preferably, the embedded board card based on the Feiteng and the FPGA further comprises a cache module which is in communication connection with the FPGA chip; the Feiteng processor is also in communication connection with a display; the operation instruction comprises a reading instruction; the Feiteng processor performs corresponding operations on the storage disk through the user space file system and the FPGA chip based on the operation instruction, and the operations include:
the Feiteng processor stores the hot spot files in the storage disk into the cache module;
when the operation instruction is a reading instruction, the Feiteng processor judges whether a file to be read corresponding to the reading instruction is a hot file;
and if so, the Feiteng processor acquires the file to be read corresponding to the reading instruction in the cache module and displays the file to be read on the display.
Preferably, the storing the hot spot file in the storage disk into the cache module by the soar processor includes:
the Feiteng processor acquires a preset number of files before the read times in the storage disk are ranked in a past preset period, and marks the files as original files;
the Feiteng processor copies the original file from the storage disk and stores the original file into the cache module so as to generate a hot spot file which corresponds to and is completely consistent with the original file one by one;
and when the original file in the storage disk changes, the Feiteng processor updates the corresponding hot spot file stored in the cache module.
Preferably, the method further comprises the following steps:
the Feiteng processor acquires the storage address of the original file in the storage disc and marks the storage address as an original address;
the Feiteng processor acquires a storage address of the hotspot file in the cache module, marks the storage address as a hotspot address, and establishes a corresponding relation between an original address and the hotspot address;
the Feiteng processor judges whether the file to be read corresponding to the reading instruction is a hot file or not, and the judging comprises the following steps:
the Feiteng processor acquires a storage address of a file to be read in the storage disc and marks the storage address as a first address;
judging whether the file to be read corresponding to the reading instruction is a hot file or not based on whether the original address consistent with the first address exists or not;
the Feiteng processor obtains the file to be read corresponding to the reading instruction in the cache module, and the method comprises the following steps:
and the Feiteng processor acquires the file stored by the hot spot address consistent with the first address in the cache module and takes the file as the file to be read.
Preferably, the soar processor copies the original file from the storage disk and stores the copied original file in the cache module to generate a hot spot file corresponding to and completely consistent with the original file one to one, and before the copying, the method further includes:
the Feiteng processor marks the total size of the original file acquired in the past preset period as the size to be transferred;
the Feiteng processor judges whether the current residual space of the cache module is larger than the size to be transferred or not;
if not, the Feiteng processor calculates the difference value between the current residual space and the size to be transferred and marks the difference value as a required difference, the Feiteng processor marks the hot file which is larger than the required difference in the cache module as a file to be deleted, the Feiteng processor deletes one file to be deleted based on the access condition of each file to be deleted in the past preset period, and executes the Feiteng processor again to judge whether the current residual space of the cache module is larger than the size to be transferred;
and if so, executing the step that the Feiteng processor copies the original file from the storage disk and stores the original file into the cache module to generate a hot spot file which corresponds to the original file one by one and is completely consistent with the original file.
Preferably, the deleting, by the soar processor, one file to be deleted based on the access condition of each file to be deleted in the past preset period includes:
the Feiteng processor obtains the total times of the files to be deleted being accessed in the past preset period
；
The Feiteng processor acquires the number of times of accessing each file to be deleted in the past preset period
Wherein i represents the ith file to be deleted,
n is the total number of the files to be deleted;
the Feiteng processor acquires the times of the files to be deleted being accessed in the last half time of the preset period
；
The Feiteng processor acquires the number of times of access of each file to be deleted in the last preset time period of the last half time length
；
The Feiteng processor calculates the important coefficient of each file to be deleted
：
And the Feiteng processor deletes the file to be deleted with the minimum important coefficient.
The invention also provides a data storage system of the embedded board card based on the Feiteng and the FPGA, which applies the data storage method of the embedded board card based on the Feiteng and the FPGA; the data storage system of the embedded board card based on the Feiteng board and the FPGA comprises the embedded board card based on the Feiteng board and the FPGA; the embedded board card based on the Feiteng and the FPGA comprises an FPGA chip, a Feiteng processor and a plurality of non-standard plug connectors; the FPGA chip is in communication connection with the Feiteng processor; each nonstandard plug connector is in communication connection with the FPGA chip; the Feiteng processor runs a kylin operating system; the kylin operating system is provided with a file management module and a user space file system.
Through above-mentioned technical scheme, can realize following beneficial effect:
compared with the traditional mode that the storage disk and the FPGA chip are communicated and connected by using the SATA interface, the VPX board card can greatly increase the use capacity of the VPX board card, for example, 20TB capacity management can be realized by setting 10 non-standard plug connectors, and the application range of the VPX board card is greatly improved; however, since the storage disk and the FPGA chip are connected by the non-standard plug-in connector, the external upper computer cannot directly manage the storage disk through the self-contained standard file management system; therefore, the Feiteng processor is in communication connection with the FPGA chip, a kylin operating system (an operating system based on a Linux kernel and a standard file management system) runs on the Feiteng processor, the operating system is provided with a user space file system, and a user can be compatible with the standard file management system through the user space file system so as to manage and operate data files in the storage disk; that is to say, the data storage method of the embedded board card based on the Feiteng and the FPGA, which is provided by the invention, can have a large capacity and can be compatible with a standard file management system of an operating system.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the structures shown in the drawings without creative efforts.
Fig. 1 is a flowchart of a data storage method for an embedded board card based on the FT and FPGA according to a first embodiment of the present invention;
fig. 2 is a structural diagram of an embedded board card based on the FT and the FPGA according to a third embodiment of the data storage method for the embedded board card based on the FT and the FPGA provided by the present invention;
fig. 3 is an application framework diagram of a data storage method for an embedded board card based on the FT and the FPGA according to a third embodiment of the present invention;
fig. 4 is a structural diagram of an embedded board card based on the FT and the FPGA according to a fourth embodiment of the data storage method for the embedded board card based on the FT and the FPGA provided by the present invention;
fig. 5 is an application framework diagram of a data storage method for an embedded board card based on the FT and the FPGA according to a fourth embodiment of the present invention.
Detailed Description
It should be understood that the specific embodiments described herein are merely illustrative of the invention and are not intended to limit the invention.
The invention provides a data storage method and a data storage system of an embedded board card based on Feiteng and FPGA.
As shown in fig. 1, in a first embodiment of the data storage method for an embedded board card based on the FT and the FPGA according to the present invention, the present embodiment is applied to the embedded board card based on the FT and the FPGA; the embedded board card based on the Feiteng and the FPGA comprises an FPGA chip, a Feiteng processor and a plurality of non-standard plug connectors; the FPGA chip is in communication connection with the Feiteng processor; each nonstandard plug connector is in communication connection with the FPGA chip; the Feiteng processor runs a kylin operating system; the kylin operating system is provided with a file management module (namely a standard file management system carried by the kylin operating system) and a user space file system (FUSE); the embodiment comprises the following steps:
step S110: and connecting a storage disk to each non-standard plug connector in a communication manner so as to enable the storage disk to be connected to the FPGA chip in a communication manner.
Specifically, the nonstandard plug connectors are not limited by the number, a plurality of nonstandard plug connectors can be arranged to be in communication connection with the FPGA chip, and the storage disk is in direct communication connection with the nonstandard plug connectors so that the storage disk is in communication connection with the FPGA chip, and therefore the number of the storage disks which can be managed by the FPGA chip can be greatly increased.
Step S120: the Feiteng processor generates an operation instruction through the file management module.
Specifically, the operation instruction is an instruction for managing a data file in the storage disk, and includes instructions for writing, reading, deleting, modifying, and the like.
Step S130: and the Feiteng processor performs corresponding operation on the storage disk through the user space file system and the FPGA chip based on the operation instruction.
Specifically, the storage disk and the FPGA chip are in communication connection through the non-standard plug connectors to form the VPX board, compared with the traditional mode that the storage disk and the FPGA chip are in communication connection through the SATA interface, the use capacity of the VPX board can be greatly increased, for example, capacity management of 20TB can be realized by setting 10 non-standard plug connectors, and the application range of the VPX board is greatly expanded; however, since the storage disk and the FPGA chip are connected by adopting a non-standard plug connector, an external upper computer can not directly manage the storage disk through a self-contained standard file management system; therefore, the Feiteng processor is in communication connection with the FPGA chip, a kylin operating system (an operating system based on a Linux kernel and a standard file management system) runs on the Feiteng processor, the operating system is provided with a user space file system, and a user can be compatible with the standard file management system through the user space file system so as to manage and operate data files in the storage disk; that is to say, the data storage method of the embedded board card based on the Feiteng and the FPGA, which is provided by the invention, can have a large capacity and can be compatible with a standard file management system of an operating system.
As shown in fig. 2, in a second embodiment of the data storage method for an embedded board card based on the FT and the FPGA, based on the first embodiment, the file management module is a file resource manager (preferably an Ext4 module); the kylin operating system is also provided with an XDMA driving module; the FPGA chip is provided with a PCIe interface, an SATA-IP core and an XDMA-PCIe-IP core; the storage disk is in communication connection with the SATA-IP core through the non-standard plug connector; the SATA-IP core is in communication connection with the XDMA-PCIe-IP core; the XDMA-PCIe-IP core is in communication connection with the Feiteng processor through the PCIe interface; step S130, including the steps of:
step S210: and the Feiteng processor performs corresponding operation on the storage disk through the user space file system, the XDMA driving module, the XDMA-PCIe-IP core and the SATA-IP core based on the operation instruction.
Specifically, in this embodiment, the standard file management system of the os is an Ext4 module (Fourth generation extended file system); the XDMA driver is a driver module which runs in a Linux kernel (namely the kernel of the current kylin operating system) and is used for accessing the XDMA-PCIe-IP kernel, so that a user can access the storage disk.
As shown in fig. 2 and fig. 3, in a third embodiment of the data storage method for an embedded board card based on the soar and the FPGA according to the present invention, based on the second embodiment, a user space of the kylin operating system runs a FUSE application (the FUSE application is file management software based on a user space file system, and has a graphical interface, so as to be used for intuitively managing files in a storage disk, and is a specific embodiment of the user space file system), and a Kernel space of the kylin operating system is provided with a Virtual File System (VFS) and a Kernel-based file system (Kernel-based file system); step S210, including the following steps:
step S310: and the file management module accesses the virtual file system through system call based on the operation instruction.
Step S320: and the virtual file system interacts with the kernel file system based on the operation instruction to acquire the address of the file corresponding to the operation instruction.
Step S330: the virtual file system returns the operation instruction and the address to the FUSE application program through a FUSE driver and a libfuse interface library.
Specifically, the libfuse interface is a software library interface running in a Linux user state, and functions that a user can access a virtual file system of an operating system through customized software management software (i.e., a FUSE application program in the embodiment) by means of the libfuse interface, so as to implement customized file management.
Step S340: the FUSE application accesses the XDMA-PCIe-IP core through an XDMA interface library, a libxdma interface, the XDMA driver, the PCIe-XDMA driver, and the PCIe interface based on the operation instruction and the address.
Step S350: and the XDMA-PCIe-IP core checks the files in the address of the storage disk to operate through the SATA-IP core based on the operation instruction.
The present embodiment is directed to provide detailed steps of the flyover processor performing corresponding operations on the storage disk through the user space file system, the XDMA driver module, the XDMA-PCIe-IP core, and the SATA-IP core based on the operation instructions in the second embodiment.
As shown in fig. 4 and fig. 5, in a fourth embodiment of the data storage method for an embedded board card based on the FT and the FPGA, based on the first embodiment, the file management module is a file resource manager; the kylin operating system is provided with an XDMA-ext4 file system, an XDMA driving module and a file system programming interface; the kernel space of the kylin operating system is also provided with a virtual file system; the FPGA chip is provided with a PCIe interface, an SATA-IP core and an XDMA-PCIe-IP core; the storage disk is in communication connection with the SATA-IP core through the non-standard plug connector; the SATA-IP core is in communication connection with the XDMA-PCIe-IP core; the XDMA-PCIe-IP core is in communication connection with the Feiteng processor through the PCIe interface; step S120, then comprising the steps of:
step S410: and the file management module calls the virtual file system through the file system programming interface system based on the operation instruction so as to acquire the address of the file corresponding to the operation instruction.
Step S420: the virtual file system accesses the XDMA-PCIe-IP core through the XDMA-ext4 file system, the XDMA driver module, a PCIe-XDMA driver, and the PCIe interface based on the operation instruction and the address.
Step S430: and the XDMA-PCIe-IP core checks the files in the address of the storage disk to operate through the SATA-IP core based on the operation instruction.
In this embodiment, there is a scheme that a standard file management system is compatible with the user space file system in the first embodiment, so as to implement management of a large-capacity storage disk; in this embodiment, an xdma-ext4 file system is used to directly manage a storage disk, where the xdma-ext4 file system in this embodiment is a self-defined and self-named file management system, and a file resource manager (i.e., a standard file management system) of a kylin operating system can directly access a virtual file system of the kylin operating system, so that the virtual file system manages files in the storage disk through the xdma-ext4 file system, thereby managing a large-capacity storage disk connected to an FPGA chip through a non-standard plug connector, and avoiding a compatibility problem.
In a fifth embodiment of the data storage method for the embedded board card based on the soar board and the FPGA, based on the first embodiment, the embedded board card based on the soar board and the FPGA further comprises a cache module which is in communication connection with the FPGA chip; the Feiteng processor is also in communication connection with a display; the operation instruction comprises a reading instruction; step S130, including the steps of:
step S510: and the Feiteng processor stores the hot spot files in the storage disk into the cache module.
Specifically, the Feiteng processor stores the hot spot file in the storage disk into the cache module. The hot spot file is defined as a file with high access frequency, and the hot spot file is stored in the buffer module, so that the access speed of the hot spot file is increased, and the efficiency is improved.
Step S520: and when the operation instruction is a reading instruction, the Feiteng processor judges whether the file to be read corresponding to the reading instruction is a hot file.
If yes, go to step S530: and the Feiteng processor acquires the file to be read corresponding to the reading instruction in the cache module and displays the file to be read on the display.
Specifically, if the file to be read corresponding to the reading instruction is a hot file, the Feiteng processor obtains the file to be read corresponding to the reading instruction from the cache module, and displays the file to be read on the display, so that the file to be read can be read more quickly.
In a sixth embodiment of the data storage method for the embedded board card based on the FT and the FPGA, based on the fifth embodiment, step S510 includes the following steps:
step S610: and the Feiteng processor acquires a preset number of files before the read times in the storage disk are ranked in a past preset period and marks the files as original files.
Specifically, the soar processor acquires a preset number (for example, 10) of files in the storage disk before the read times are ranked in a past preset period (for example, 1 month), and marks the files as original files.
That is, the FT processor marks the files in the past 1 month before 10 reading times in the storage disk as original files, and the original files are the 10 files which are accessed most in the past 1 month.
Step S620: and the Feiteng processor copies the original file from the storage disk and stores the original file into the cache module so as to generate a hot spot file which corresponds to the original file one by one and is completely consistent with the original file.
Specifically, hot spot files which are in one-to-one correspondence with the original files and are completely consistent are generated in the cache module. It should be noted that the copy operation is executed once every preset period, that is, the soar processor marks an original file once every preset period, and copies and stores the original file from the storage disk into the cache module to generate a hot spot file corresponding to and completely consistent with the original file one by one, thereby ensuring that the hot spot file is the latest high-frequency access file at any time.
Step S630: and when the original file in the storage disk changes, the Feiteng processor updates the corresponding hot spot file stored in the cache module.
Specifically, the purpose of this step is to keep the original file in the storage disk consistent with the hot spot file in the cache module at the same time.
In a seventh embodiment of the data storage method for the embedded board card based on the FT and the FPGA, based on the sixth embodiment, the seventh embodiment further includes the following steps:
step S710: and the Feiteng processor acquires the storage address of the original file in the storage disc and marks the storage address as the original address.
Specifically, the original address is a storage address of the original file in the storage disk.
Step S720: and the Feiteng processor acquires the storage address of the hotspot file in the cache module, marks the storage address as a hotspot address, and establishes a corresponding relation between the original address and the hotspot address.
Specifically, the hot spot address is a storage address of the hot spot file in the cache module.
Step S520, including the following steps:
step S730: and the Feiteng processor acquires the storage address of the file to be read in the storage disc and marks the storage address as a first address.
Specifically, the first address is a storage address of the file to be read in the storage disk.
Step S740: and judging whether the file to be read corresponding to the reading instruction is a hot file or not based on whether the original address consistent with the first address exists or not.
Specifically, when an original address consistent with the first address exists, the file to be read is indicated as a hot file; when the original address consistent with the first address does not exist, the file to be read is not the hot file
In step SS530, the soar processor obtains the file to be read corresponding to the read instruction from the cache module, and includes the following steps:
step S750: and the Feiteng processor acquires the file stored by the hot spot address consistent with the first address in the cache module and takes the file as the file to be read.
Specifically, the Feiteng processor acquires a file stored in a hot spot address consistent with the first address in the cache module, and uses the file as the file to be read. Namely, the hot spot file is obtained from the buffer module.
In an eighth embodiment of the data storage method for the embedded board card based on the FT and the FPGA, based on the sixth embodiment, step S620 further includes the following steps:
step S810: and the Feiteng processor marks the total size of the original file acquired in the past preset period as the size to be transferred.
Specifically, the Feiteng processor takes the total size of the original file in the past 1 month and marks it as the size to be transferred.
Step S820: and the Feiteng processor judges whether the current residual space of the cache module is larger than the size to be transferred.
Specifically, step S620 is executed once every other preset period, that is, the latest hotspot file is stored into the cache module every other preset period; therefore, the remaining space in the cache module is not enough to store a new hotspot file, and therefore, a judgment needs to be made in advance on whether the current remaining space of the cache module is larger than the size to be transferred, and based on a judgment result, subsequent corresponding steps are performed.
If not, execute step S830: the Feiteng processor calculates the difference value between the current residual space and the size to be transferred and marks the difference value as a required difference, the Feiteng processor marks the hot point file which is larger than the required difference in the cache module as a file to be deleted, the Feiteng processor deletes one file to be deleted based on the access condition of each file to be deleted in the past preset period, and the Feiteng processor is executed again to judge whether the current residual space of the cache module is larger than the size to be transferred.
Specifically, if the current remaining space of the cache module is not larger than the size to be transferred, it indicates that the size of the file to be transferred exceeds the size of the remaining space in the cache module, so that the file in the cache module needs to be deleted to make a new space until the remaining space in the cache module is larger than the size of the file to be transferred.
Therefore, the Feiteng processor calculates the difference value between the current residual space and the size to be transferred and marks the difference value as a requirement difference, and the Feiteng processor marks the hot spot file which is larger than the requirement difference in the cache module as a file to be deleted. Then the Feiteng processor deletes a file to be deleted based on the access condition of each file to be deleted in the past preset period, wherein the deletion principle is that unimportant files to be deleted are preferentially deleted from the importance degree of the files to be deleted; step S820 is executed again after the deletion is completed.
If yes, go to step S620.
If yes, it indicates that the remaining space in the cache module is sufficient to accommodate the file to be transferred, so step S620 is directly performed.
In a ninth embodiment of the data storage method for the embedded board card based on the FT and the FPGA, based on the eighth embodiment, the FT processor in step S830 deletes one file to be deleted based on an access condition of each file to be deleted in the past preset period, including the following steps:
step S910: the Feiteng processor obtains the total times of the files to be deleted being accessed in the past preset period
。
Total number of times herein
The total number of times that all files to be deleted are accessed in the past preset period is obtained.
Step S920: the Feiteng processor acquires the number of times of accessing each file to be deleted in the past preset period
Wherein i represents the ith file to be deleted,
and N is the total number of the files to be deleted.
Step S930: the Feiteng processor acquires the times of the files to be deleted being accessed in the last half time of the preset period
。
In particular, herein
That is, the number of times that the ith file to be deleted is accessed in the second half of the past preset period, that is, the number of times that the ith file to be deleted is accessed in the past 1 month and the second half of the past month.
Step S940: the Feiteng processor acquires the number of times of access of each file to be deleted in the last preset time period of the last half time length
。
In particular, herein
That is, the number of times that the ith file to be deleted is accessed in the latest preset time period (for example, 3 days) in the last half of the preset period in the past.
Step S950: the Feiteng processor calculates the important coefficient of each file to be deleted
：
Specifically, the significance of the above formula is that the important coefficient of each file to be deleted
The larger the file to be deleted, the more important the file to be deleted is; the analysis was as follows: the number of times when accessed in the past preset period
The larger the file to be deleted, the more important the file to be deleted is, when the file is in the last half of the preset periodNumber of times of access
The larger the file to be deleted, the more important the file to be deleted is, and the number of times of access within the latest preset time period (such as 3 days) in the last half time length of the past preset period
The more important the file to be deleted is; therefore, the formula can explain the importance degree of the file to be deleted from the point of view of the number of times the file to be deleted is accessed.
Step S960: and the Feiteng processor deletes the file to be deleted with the minimum important coefficient.
Specifically, the present embodiment aims to provide a specific scheme for deleting a file to be deleted.
In a tenth embodiment of the data storage method for the embedded board card based on the FT and the FPGA, based on the first embodiment, the operation instruction includes a delete instruction and a write instruction; step S130, including the steps of:
step S1010: and when the operation instruction is a deletion instruction, the Feiteng processor marks the file corresponding to the deletion instruction as a pre-deleted file.
Specifically, when the operation instruction is a deletion instruction, the FT processor marks a file corresponding to the deletion instruction as a pre-deleted file.
Step S1020: and when the operation instruction is a write-in instruction, the Feiteng processor judges whether the size of a file corresponding to the write-in instruction is larger than the remaining space of the storage disk.
If yes, go to step S1030: and the Feiteng processor stores the file corresponding to the writing instruction into the storage disk.
Specifically, if yes, the file corresponding to the write instruction may be directly stored in the storage disk through the flyover processor.
If not, go to step S1040: the soar processor deletes the pre-deleted file until the remaining space of the storage disk is larger than the size of the file corresponding to the write command, and then executes step S1030.
Specifically, if not, step S1030 cannot be executed, so that the pre-deleted file is deleted by the flyover processor until the remaining space of the storage disk is larger than the size of the file corresponding to the write command, and then step S1030 is executed.
In an eleventh embodiment of the data storage method for an embedded board card based on the FT and the FPGA, based on the tenth embodiment, the FT processor in step S1030 deletes the pre-deleted file until the remaining space of the storage disk is larger than the size of the file corresponding to the write instruction, including the following steps:
step S1110: the Feiteng processor sorts the pre-deleted files according to importance degrees and sets deletion sequence numbers for the pre-deleted files, wherein the larger the deletion sequence number is, the more important the corresponding pre-deleted file is.
Specifically, the importance degree of the pre-deleted file is reflected by the deletion sequence number.
Step S1120: and the Feiteng processor deletes the pre-deleted files according to the sequence of the deletion sequence numbers from small to large until the residual space of the storage disk is larger than the size of the data to be written.
Specifically, the larger the deletion sequence number is, the more important the corresponding pre-deleted file is. Therefore, the pre-deleted files are deleted directly through the Feiteng processor in the sequence from small deletion sequence numbers to large deletion sequence numbers until the residual space of the storage disk is larger than the size of the data to be written.
In a twelfth embodiment of the data storage method for the embedded board card based on the FT and the FPGA, based on the eleventh embodiment, the step S1110 includes the following steps:
step 1210: the Feiteng processor acquires the number of times that each pre-deleted file is accessed
Wherein k represents the ith pre-deleted file,
and M is the total number of the pre-deleted files.
In particular, the number of times of access is here
The number of times each pre-deleted file has been accessed so far.
Step S1220: the Feiteng processor acquires the maximum access times of the pre-deleted files
。
In particular, herein
Namely, the accessed times of the pre-deleted files with the largest access times in the pre-deleted files.
Step S1230: the Feiteng processor acquires the time length between the writing time point of each pre-deleted file and the time point marked as the pre-deleted file
。
Specifically, the Feiteng processor obtains the time length between the writing time point of each pre-deleted file and the time point marked as the pre-deleted file
。
Step S1240: the Feiteng processor acquires the time length between the writing time point of each pre-deleted file and the current time point
。
In particular, when files are pre-deletedWhen marked as a pre-deleted file, it may not be immediately actually deleted, so the time length of the write time point of each pre-deleted file from the current time point
Must be greater than or equal to
。
Step S1250: the Feiteng processor calculates the importance degree value of the pre-deleted file
：
Wherein A is a weight constant, when the pre-deleted file is marked as the hotspot file, A is 1, and when the pre-deleted file is not marked as the hotspot file, A is 0.
Specifically, the above formula aims to provide a method for calculating the importance of each pre-deleted file
In the formula, the importance degree and the accessed times of each pre-deleted file, and the deletion time and the writing time are associated.
First of all, the first step is to,
must be less than or equal to
When is prepared as
The closer to each other
When the time point of the pre-deleted file marked as the pre-deleted file is closer to the current time, namely the time point of the pre-deleted file marked as the pre-deleted file is just before, the more important the pre-deleted file is; number of times when pre-deleted files are accessed
The larger the value of the pre-deleted file, the more important the pre-deleted file is, and when A is 1, the more important the pre-deleted file is, and then in the above formula, the importance degree of each pre-deleted file
The larger the value is, the more important the pre-deleted file is.
Step S1260: and the Feiteng processor sets the deletion sequence number of the pre-deleted file according to the importance degree value, wherein the smaller the importance degree value is, the smaller the deletion sequence number is.
The purpose of this embodiment is to provide a specific scheme of how to set a deletion sequence number for a pre-deleted file.
The invention also provides a data storage system of the embedded board card based on the Feiteng and the FPGA, which applies the data storage method of the embedded board card based on the Feiteng and the FPGA; the data storage system of the embedded board card based on the Feiteng board and the FPGA comprises the embedded board card based on the Feiteng board and the FPGA; the embedded board card based on the Feiteng and the FPGA comprises an FPGA chip, a Feiteng processor and a plurality of non-standard plug connectors; the FPGA chip is in communication connection with the Feiteng processor; and each non-standard plug connector is in communication connection with the FPGA chip.
The above-mentioned serial numbers of the embodiments of the present invention are merely for description and do not represent the merits of the embodiments.
Through the above description of the embodiments, those skilled in the art will clearly understand that the method of the above embodiments can be implemented by software plus a necessary general hardware platform, and certainly can also be implemented by hardware, but in many cases, the former is a better implementation manner. Based on such understanding, the technical solutions of the present invention may be embodied in the form of a software product, wherein the software product is stored in a storage medium (such as ROM/RAM, magnetic disk, optical disk), and includes instructions for enabling a terminal (such as a mobile phone, a computer, a server, an air conditioner, or a network device) to execute the method according to the embodiments of the present invention.
While the present invention has been described with reference to the embodiments shown in the drawings, the present invention is not limited to the embodiments, which are illustrative and not restrictive, and it will be apparent to those skilled in the art that various changes and modifications can be made therein without departing from the spirit and scope of the invention as defined in the appended claims.
Claims (9)
1. A data storage method of an embedded board card based on Feiteng and FPGA is characterized in that the data storage method is applied to the embedded board card based on Feiteng and FPGA; the embedded board card based on the Feiteng and the FPGA comprises an FPGA chip, a Feiteng processor and a plurality of non-standard plug connectors; the FPGA chip is in communication connection with the Feiteng processor; each nonstandard plug connector is in communication connection with the FPGA chip; the Feiteng processor runs a kylin operating system; the kylin operating system is provided with a file management module and a user space file system; the method comprises the following steps:
connecting a storage disk to each non-standard plug connector in a communication manner so as to enable the storage disk to be connected to the FPGA chip in a communication manner;
the Feiteng processor generates an operation instruction through a file management module;
the Feiteng processor performs corresponding operation on the storage disk through the user space file system and the FPGA chip based on the operation instruction;
the file management module is a file resource manager; the kylin operating system is also provided with an XDMA driver; the FPGA chip is provided with a PCIe interface, an SATA-IP core and an XDMA-PCIe-IP core; the storage disk is in communication connection with the SATA-IP core through the non-standard plug connector; the SATA-IP core is in communication connection with the XDMA-PCIe-IP core; the XDMA-PCIe-IP core is in communication connection with the Feiteng processor through the PCIe interface; the Feiteng processor performs corresponding operations on the storage disk through the user space file system and the FPGA chip based on the operation instruction, and the operations include:
and the Feiteng processor performs corresponding operation on the storage disk through the user space file system, the XDMA driver, the XDMA-PCIe-IP core and the SATA-IP core based on the operation instruction.
2. The data storage method of the embedded board card based on the Feiteng and the FPGA according to claim 1, wherein the kylin operating system runs a FUSE application program; the kylin operating system is provided with a virtual file system and a kernel file system; the Feiteng processor performs corresponding operations on the storage disk through the user space file system, the XDMA driver, the XDMA-PCIe-IP core and the SATA-IP core based on the operation instruction, and the operations include:
the file management module accesses the virtual file system through system call based on the operation instruction;
the virtual file system acquires the address of the file corresponding to the operation instruction based on the operation instruction;
the virtual file system returns the operation instruction and the address to the FUSE application program through a FUSE driver and a libfuse interface library;
the FUSE application accesses the XDMA-PCIe-IP core through an XDMA interface library, a libxdma interface, the XDMA driver, a PCIe-XDMA driver, and the PCIe interface based on the operation instruction and the address;
and the XDMA-PCIe-IP core checks the files in the address of the storage disk to operate through the SATA-IP core based on the operation instruction.
3. The data storage method of the embedded board card based on the Feiteng and the FPGA according to claim 1, wherein the embedded board card based on the Feiteng and the FPGA further comprises a cache module which is in communication connection with the FPGA chip; the Feiteng processor is also in communication connection with a display; the operation instruction comprises a reading instruction; the Feiteng processor performs corresponding operations on the storage disk through the user space file system and the FPGA chip based on the operation instruction, and the operations include:
the Feiteng processor stores the hot spot files in the storage disk into the cache module;
when the operation instruction is a reading instruction, the Feiteng processor judges whether a file to be read corresponding to the reading instruction is a hot file;
and if so, the Feiteng processor acquires the file to be read corresponding to the reading instruction in the cache module and displays the file to be read on the display.
4. The data storage method of embedded board card based on the FT and FPGA according to claim 3, wherein the storing the hot spot file in the storage disk into the cache module by the FT processor comprises:
the Feiteng processor acquires a preset number of files before the read times in the storage disk are ranked in a past preset period, and marks the files as original files;
the Feiteng processor copies the original file from the storage disk and stores the original file into the cache module so as to generate a hot spot file which corresponds to and is completely consistent with the original file one by one;
and when the original file in the storage disk changes, the Feiteng processor updates the corresponding hot spot file stored in the cache module.
5. The data storage method of the embedded board card based on the Feiteng and the FPGA according to claim 4, further comprising:
the Feiteng processor acquires the storage address of the original file in the storage disc and marks the storage address as an original address;
the Feiteng processor acquires a storage address of the hotspot file in the cache module, marks the storage address as a hotspot address, and establishes a corresponding relation between an original address and the hotspot address;
the Feiteng processor judges whether the file to be read corresponding to the reading instruction is a hot file or not, and the judging comprises the following steps:
the Feiteng processor acquires a storage address of a file to be read in the storage disc and marks the storage address as a first address;
judging whether the file to be read corresponding to the reading instruction is a hot file or not based on whether the original address consistent with the first address exists or not;
the Feiteng processor obtains the file to be read corresponding to the reading instruction in the cache module, and the method comprises the following steps:
and the Feiteng processor acquires the file stored by the hot spot address consistent with the first address in the cache module and takes the file as the file to be read.
6. The data storage method of embedded board card based on the FT and FPGA according to claim 4, wherein the FT processor copies the original file from the storage disk and stores the copied original file in the cache module to generate a hot spot file corresponding to and completely consistent with the original file, and the method further comprises:
the Feiteng processor marks the total size of the original file acquired in the past preset period as the size to be transferred;
the Feiteng processor judges whether the current residual space of the cache module is larger than the size to be transferred or not;
if not, the Feiteng processor calculates the difference value between the current residual space and the size to be transferred and marks the difference value as a required difference, the Feiteng processor marks the hot file which is larger than the required difference in the cache module as a file to be deleted, the Feiteng processor deletes one file to be deleted based on the access condition of each file to be deleted in the past preset period, and executes the Feiteng processor again to judge whether the current residual space of the cache module is larger than the size to be transferred;
and if so, executing the step that the Feiteng processor copies the original file from the storage disk and stores the original file into the cache module to generate a hot spot file which corresponds to the original file one by one and is completely consistent with the original file.
7. The data storage method of the embedded board card based on the Feiteng and the FPGA according to claim 6, wherein the Feiteng processor deletes one file to be deleted based on the access condition of each file to be deleted in the past preset period, including:
the Feiteng processor obtains the total times of the files to be deleted being accessed in the past preset period
；
The Feiteng processor acquires the number of times of accessing each file to be deleted in the past preset period
Wherein i represents the ith file to be deleted,
n is the total number of the files to be deleted;
the Feiteng processor acquires the times of the files to be deleted being accessed in the last half time of the preset period
；
The Feiteng processorAcquiring the accessed times of each file to be deleted in the last preset time period in the last half time period
；
The Feiteng processor calculates the important coefficient of each file to be deleted
：
And the Feiteng processor deletes the file to be deleted with the minimum important coefficient.
8. A data storage method of an embedded board card based on Feiteng and FPGA is characterized in that the data storage method is applied to the embedded board card based on Feiteng and FPGA; the embedded board card based on the Feiteng and the FPGA comprises an FPGA chip, a Feiteng processor and a plurality of non-standard plug connectors; the FPGA chip is in communication connection with the Feiteng processor; each nonstandard plug connector is in communication connection with the FPGA chip; the Feiteng processor runs a kylin operating system; the kylin operating system is provided with a file management module and a user space file system; the method comprises the following steps:
connecting a storage disk to each non-standard plug connector in a communication manner so as to enable the storage disk to be connected to the FPGA chip in a communication manner;
the Feiteng processor generates an operation instruction through a file management module;
the file management module is a file resource manager; the kylin operating system is provided with an XDMA-ext4 file system, an XDMA driver, a file system programming interface and a virtual file system; the FPGA chip is provided with a PCIe interface, an SATA-IP core and an XDMA-PCIe-IP core; the storage disk is in communication connection with the SATA-IP core through the non-standard plug connector; the SATA-IP core is in communication connection with the XDMA-PCIe-IP core; the XDMA-PCIe-IP core is in communication connection with the Feiteng processor through the PCIe interface; the Feiteng processor generates an operation instruction through the file management module and then generates an operation instruction;
the file management module calls the virtual file system through the file system programming interface system based on the operation instruction so as to acquire the address of the file corresponding to the operation instruction;
the virtual file system accesses the XDMA-PCIe-IP core through the XDMA-ext4 file system, the XDMA driver, a PCIe-XDMA driver, and the PCIe interface based on the operation instruction and the address;
and the XDMA-PCIe-IP core checks the files in the address of the storage disk to operate through the SATA-IP core based on the operation instruction.
9. A data storage system of embedded board card based on the soar and FPGA, which is characterized in that the data storage method of the embedded board card based on the soar and FPGA according to any one of claims 1-8 is applied; the data storage system of the embedded board card based on the Feiteng board and the FPGA comprises the embedded board card based on the Feiteng board and the FPGA; the embedded board card based on the Feiteng and the FPGA comprises an FPGA chip, a Feiteng processor and a plurality of non-standard plug connectors; the FPGA chip is in communication connection with the Feiteng processor; each nonstandard plug connector is in communication connection with the FPGA chip; the Feiteng processor runs a kylin operating system; the kylin operating system is provided with a file management module and a user space file system.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110677609.2A CN113254383B (en) | 2021-06-18 | 2021-06-18 | Embedded board card data storage method and system based on Feiteng and FPGA |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110677609.2A CN113254383B (en) | 2021-06-18 | 2021-06-18 | Embedded board card data storage method and system based on Feiteng and FPGA |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113254383A CN113254383A (en) | 2021-08-13 |
| CN113254383B true CN113254383B (en) | 2021-12-03 |
Family
ID=77188758
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110677609.2A Active CN113254383B (en) | 2021-06-18 | 2021-06-18 | Embedded board card data storage method and system based on Feiteng and FPGA |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113254383B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110781107A (en) * | 2019-09-16 | 2020-02-11 | 北京领芯迅飞科技有限公司 | Low-delay fusion IO control method and device based on DRAM interface |
| CN210925482U (en) * | 2019-10-30 | 2020-07-03 | 湖南博匠信息科技有限公司 | Storage device based on Loongson processor |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8537627B2 (en) * | 2011-09-01 | 2013-09-17 | International Business Machines Corporation | Determining fusebay storage element usage |
| CN103748565A (en) * | 2012-08-16 | 2014-04-23 | 华为终端有限公司 | Terminal and file access method therefor |
| CN205983448U (en) * | 2016-07-11 | 2017-02-22 | 北京华清瑞达科技有限公司 | A control chip and solid state hard drives for solid state hard drives |
| CN112860187B (en) * | 2021-02-09 | 2023-03-21 | 联想(北京)有限公司 | Access method and device of external storage equipment, equipment and storage medium |
-
2021
- 2021-06-18 CN CN202110677609.2A patent/CN113254383B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110781107A (en) * | 2019-09-16 | 2020-02-11 | 北京领芯迅飞科技有限公司 | Low-delay fusion IO control method and device based on DRAM interface |
| CN210925482U (en) * | 2019-10-30 | 2020-07-03 | 湖南博匠信息科技有限公司 | Storage device based on Loongson processor |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113254383A (en) | 2021-08-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6062987B2 (en) | Network storage management system | |
| US8713270B2 (en) | Efficient file system metadata scanning using scoped snapshots | |
| WO2018173164A1 (en) | Data processing system | |
| WO2021098267A1 (en) | Magnetic disk processing method, system, and device, and readable storage medium | |
| JP2001222504A (en) | Electronic equipment, control method for the same and recording medium | |
| CN107835986B (en) | Data operation method of electronic equipment and electronic equipment | |
| CN109871182A (en) | Storage device and its operating method and the method for issuing order | |
| CN106201652B (en) | Data processing method and virtual machine | |
| CN110520844A (en) | Cloud management platform, virtual machine management method and its system | |
| CN109885577B (en) | Data processing method, device, terminal and storage medium | |
| EP4141641A2 (en) | Method and apparatus for writing data in append mode, device and storage medium | |
| US8265919B1 (en) | Emulating a peripheral mass storage device with a portable device | |
| US11237761B2 (en) | Management of multiple physical function nonvolatile memory devices | |
| US20050044330A1 (en) | System, apparatus and method for controlling a storage device | |
| WO2022111277A1 (en) | Hot-plug device information transmission method, computer device and readable medium | |
| US20060221721A1 (en) | Computer system, storage device and computer software and data migration method | |
| CN113254383B (en) | Embedded board card data storage method and system based on Feiteng and FPGA | |
| JP6200091B2 (en) | Camera that supports removable storage device divided into multiple partitions | |
| TWI497414B (en) | File executing method and system | |
| CN111399753B (en) | Method and device for writing pictures | |
| WO2018028321A1 (en) | Method and apparatus for managing virtual external storage device, and terminal | |
| CN112162701B (en) | Storage space recycling method, device, equipment and computer storage medium | |
| CN114416656A (en) | Method, equipment and storage medium for remotely operating folder | |
| EP4040279A1 (en) | Method and apparatus for accessing solid state disk | |
| CN113918519A (en) | Folder loading method and device and terminal equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |