CN113168327A - 一种多分支跳转处理装置和方法、处理器 - Google Patents

一种多分支跳转处理装置和方法、处理器 Download PDF

Info

Publication number
CN113168327A
CN113168327A CN201880100044.8A CN201880100044A CN113168327A CN 113168327 A CN113168327 A CN 113168327A CN 201880100044 A CN201880100044 A CN 201880100044A CN 113168327 A CN113168327 A CN 113168327A
Authority
CN
China
Prior art keywords
branch jump
branch
predicate register
instruction
condition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201880100044.8A
Other languages
English (en)
Inventor
刘建军
刘国丁
赖晓飞
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Publication of CN113168327A publication Critical patent/CN113168327A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)

Abstract

一种多分支跳转处理装置和方法、处理器，用于解决现有的多分支跳转处理装置需要浪费TCAM存储空间的问题。其中多分支跳转处理装置包括：运算单元(131)，用于根据多分支跳转结构内每一分支跳转条件自身的运算关系，获取对应分支跳转条件的判断结果，并将每一分支跳转条件的判断结果存储在谓词寄存器(14)中，判断结果为0或1,且多分支跳转结构包括多条分支跳转条件；分支跳转单元(132)，用于根据多分支跳转结构的存储基地址和谓词寄存器(14)中存储的多分支跳转结构中的全部分支跳转条件的判断结果确定目标地址，目标地址包括多分支跳转结构的待执行分支的索引信息。

Description

PCT国内申请，说明书已公开。

Claims (11)

  1. PCT国内申请，权利要求书已公开。
CN201880100044.8A 2018-12-19 2018-12-19 一种多分支跳转处理装置和方法、处理器 Pending CN113168327A (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2018/121901 WO2020124400A1 (zh) 2018-12-19 2018-12-19 一种多分支跳转处理装置和方法、处理器

Publications (1)

Publication Number Publication Date
CN113168327A true CN113168327A (zh) 2021-07-23

Family

ID=71102438

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201880100044.8A Pending CN113168327A (zh) 2018-12-19 2018-12-19 一种多分支跳转处理装置和方法、处理器

Country Status (2)

Country Link
CN (1) CN113168327A (zh)
WO (1) WO2020124400A1 (zh)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104468357A (zh) * 2013-09-16 2015-03-25 中兴通讯股份有限公司 流表的多级化方法、多级流表处理方法及装置
US20150370561A1 (en) * 2014-06-20 2015-12-24 Netronome Systems, Inc. Skip instruction to skip a number of instructions on a predicate
CN107018078A (zh) * 2017-01-25 2017-08-04 华为技术有限公司 多分支跳转协处理方法及装置
CN107239260A (zh) * 2017-05-11 2017-10-10 中国电子科技集团公司第三十八研究所 一种面向数字信号处理器的多谓词控制及编译优化方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104468357A (zh) * 2013-09-16 2015-03-25 中兴通讯股份有限公司 流表的多级化方法、多级流表处理方法及装置
US20150370561A1 (en) * 2014-06-20 2015-12-24 Netronome Systems, Inc. Skip instruction to skip a number of instructions on a predicate
CN107018078A (zh) * 2017-01-25 2017-08-04 华为技术有限公司 多分支跳转协处理方法及装置
CN107239260A (zh) * 2017-05-11 2017-10-10 中国电子科技集团公司第三十八研究所 一种面向数字信号处理器的多谓词控制及编译优化方法

Also Published As

Publication number Publication date
WO2020124400A1 (zh) 2020-06-25

Similar Documents

Publication Publication Date Title
US7870371B2 (en) Target-frequency based indirect jump prediction for high-performance processors
KR100402185B1 (ko) 컴퓨터 처리 시스템에서 순서화된 시퀀스의 명령어를실행하는 방법 및 장치
US5974538A (en) Method and apparatus for annotating operands in a computer system with source instruction identifiers
CN101965554B (zh) 选择性地提交已执行指令的结果的系统和方法
JP6718454B2 (ja) 選択的ページミス変換プリフェッチによってプログラムメモリコントローラにおけるページ変換ミスレイテンシを隠すこと
US5996060A (en) System and method for concurrent processing
US20020144101A1 (en) Caching DAG traces
CN108780397B (zh) 程序循环控制
US10459727B2 (en) Loop code processor optimizations
KR20130100261A (ko) 동적으로 로딩하는 그래프 기반 계산
JP2014194799A (ja) 事前通知技術を用いる、プログラムのシーケンシャルフローを変更するための方法および装置
CN104899181A (zh) 用于处理向量操作数的数据处理装置和方法
JP2009540439A (ja) スライドウィンドウブロックベースの分岐ターゲットアドレスキャッシュ
US10338923B2 (en) Branch prediction path wrong guess instruction
US10592252B2 (en) Efficient instruction processing for sparse data
KR101016257B1 (ko) 프로세서 및 정보 처리 장치
CN115576608A (zh) 处理器核、处理器、芯片、控制设备和指令融合方法
CN101371223B (zh) 运算数的提早有条件选择
JP5494832B2 (ja) 演算処理装置および分岐予測方法
US6871343B1 (en) Central processing apparatus and a compile method
JPWO2009004709A1 (ja) 間接分岐処理プログラムおよび間接分岐処理方法
JP2009524167A5 (zh)
US8521999B2 (en) Executing touchBHT instruction to pre-fetch information to prediction mechanism for branch with taken history
US20170192896A1 (en) Zero cache memory system extension
CN113168327A (zh) 一种多分支跳转处理装置和方法、处理器

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination