CN113132045A - Clock synchronization method of redundancy system, redundancy system and network system - Google Patents
Clock synchronization method of redundancy system, redundancy system and network system Download PDFInfo
- Publication number
- CN113132045A CN113132045A CN202110319370.1A CN202110319370A CN113132045A CN 113132045 A CN113132045 A CN 113132045A CN 202110319370 A CN202110319370 A CN 202110319370A CN 113132045 A CN113132045 A CN 113132045A
- Authority
- CN
- China
- Prior art keywords
- synchronization
- result
- processing
- results
- scheduling module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
- H04J3/0658—Clock or time synchronisation among packet nodes
- H04J3/0661—Clock or time synchronisation among packet nodes using timestamps
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
- H04L41/06—Management of faults, events, alarms or notifications
- H04L41/0654—Management of faults, events, alarms or notifications using network fault recovery
- H04L41/0663—Performing the actions predefined by failover planning, e.g. switching to standby network elements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
- H04L41/06—Management of faults, events, alarms or notifications
- H04L41/0654—Management of faults, events, alarms or notifications using network fault recovery
- H04L41/0668—Management of faults, events, alarms or notifications using network fault recovery by dynamic selection of recovery network elements, e.g. replacement by the most appropriate element after failure
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Hardware Redundancy (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
The disclosure provides a clock synchronization method of a redundancy system, the redundancy system and a network system. The clock synchronization method of the redundant system comprises the following steps: the time mark sent by each execution module and the local clock of the scheduling module are synchronously processed to obtain N first processing results; one first synchronization result in the N first synchronization results and the rest first synchronization results are synchronously processed one by one to obtain a target processing result; and performing clock synchronization on the redundant system according to the target processing result. The clock synchronization method of the redundant system can realize the accurate synchronization of the redundant system clock, so that the processing result of the redundant system has higher accuracy, and the problems of error transmission and the like in the redundant system are reduced.
Description
Technical Field
The present disclosure relates to the field of clock synchronization, and in particular, to a clock synchronization method for a redundant system, and a network system.
Background
The redundancy system adopts a design scheme that two or more subsystems with the same function and relative independence are adopted to increase the reliability of the system. The mimic switch is used as a redundant system, a dynamic heterogeneous redundant mimic switch architecture is realized by adopting a plurality of heterogeneous processors and a scheduler, and the system is still kept in a normal working state or quickly recovered to the normal working state after a single or a plurality of CPUs are attacked from the outside.
A hardware system typically requires a clock component to provide a periodic clock signal for proper system operation as a timing reference. The clock signal in the transmission path has delay and jitter due to the difference of clock path propagation delay of non-homologous elements, the difference of different loads between data and paths, and the like. It is therefore often necessary to consider in circuit design considerations to improve the latency and jitter of the clock signal during transmission by selecting the same source clock. In addition, in Network communication, methods such as Network Time Protocol (NTP) are generally adopted to deal with the problem of clock accuracy in a Network. From the hardware perspective and the network communication perspective, the method has certain limitation when being applied to the clock synchronization of the redundant system.
Therefore, it is necessary to provide a new technical solution for clock synchronization of redundant systems.
Disclosure of Invention
The disclosure provides a clock synchronization method of a redundancy system, the redundancy system and a network system.
In a first aspect, the present disclosure provides a clock synchronization method for a redundant system, where the redundant system includes a scheduling module and N execution modules, where N ≧ 2 and N are integers, the method implemented by the scheduling module, including:
the time mark sent by each execution module and the local clock of the scheduling module are synchronously processed to obtain N first processing results;
performing the synchronous processing on one first synchronous result and the rest first synchronous results in the N first synchronous results one by one to obtain a target processing result;
and performing clock synchronization on the redundant system according to the target processing result.
In some optional embodiments, the scheduling module includes N first synchronization units, and the N first synchronization units are configured to perform the step of synchronizing the time stamp sent by each of the execution modules and the local clock of the scheduling module.
In some optional embodiments, the scheduling module includes N-1 second synchronization units, and the N-1 second synchronization units are configured to perform the step of performing the synchronization processing on one of the N first synchronization results and the remaining first synchronization results one by one.
In some optional embodiments, the scheduling module comprises a time stamping unit; and
the performing clock synchronization on the redundant system according to the target processing result includes:
and inputting the target processing result into the time marking unit to complete clock synchronization of the redundant system.
In some optional embodiments, the synchronization process comprises:
carrying out path delay and offset detection on input data to obtain a corresponding detection result;
filtering the input data to obtain a corresponding filtering result;
and performing delay compensation and offset calibration processing according to the detection result and the filtering result to obtain a processing result of the synchronous processing.
In some optional embodiments, the redundant system is a pseudo switching system, and the N execution modules are N heterogeneous processors.
In some alternative embodiments, the redundancy system comprises 3 of the execution modules, and the scheduling module comprises 2 of the second synchronization units; and
the step of performing the synchronization processing on one of the N first synchronization results and the remaining first synchronization results one by one to obtain a target processing result includes:
performing the synchronization processing on the first synchronization result and the second synchronization result through the first synchronization unit to obtain a second synchronization result;
and performing the synchronous processing on the third first synchronous result and the second synchronous result through the second synchronous unit to obtain the target processing result.
In a second aspect, the present disclosure provides a redundancy system, comprising a scheduling module and N execution modules, wherein N ≧ 2 and N is an integer; the scheduling module includes:
the N first synchronization units are used for performing synchronization processing on the time stamp sent by each execution module and the local clock of the scheduling module to obtain N first processing results;
the N-1 second synchronization units are used for carrying out synchronous processing on one first synchronization result and the rest first synchronization results in the N first synchronization results one by one to obtain a target processing result;
and the time marking unit is used for carrying out clock synchronization on the redundant system according to the target processing result.
In some optional embodiments, the N execution modules are N heterogeneous processors.
In a third aspect, the present disclosure provides a network system, including a router, a switch, a server, and an optical transmission device, where the switch employs the redundancy system described in any embodiment of the second aspect of the present disclosure.
According to the clock synchronization method of the redundancy system, the redundancy system and the network system, N first processing results are obtained according to the time mark sent by each execution module and the local clock of the scheduling module, then the target processing results are obtained according to the N first processing results, and finally synchronization is completed according to the target processing results, so that the accurate synchronization of the redundant system clock can be realized, the processing results of the redundancy system have higher accuracy, and the problems of error transmission and the like in the redundancy system are reduced.
Drawings
Other features, objects and advantages of the disclosure will become more apparent upon reading of the following detailed description of non-limiting embodiments thereof, made with reference to the accompanying drawings in which:
FIG. 1 is a block diagram of a heterogeneous redundancy system in accordance with embodiments of the present disclosure;
FIG. 2 is a flow chart of a method of clock synchronization of a redundant system according to an embodiment of the present disclosure;
FIG. 3 is a schematic structural diagram of a scheduling module according to an embodiment of the present disclosure;
fig. 4 is an exploded flow diagram of synchronization processing steps according to an embodiment of the present disclosure.
Detailed Description
The present disclosure is described in further detail below with reference to the accompanying drawings and examples. It is to be understood that the specific embodiments described herein are merely illustrative of the relevant invention and not restrictive of the invention. It should be noted that, for convenience of description, only the portions related to the related invention are shown in the drawings.
It should be noted that, in the present disclosure, the embodiments and features of the embodiments may be combined with each other without conflict. The present disclosure will be described in detail below with reference to the accompanying drawings in conjunction with embodiments.
Fig. 1 is a schematic structural diagram of a heterogeneous redundancy system according to an embodiment of the present disclosure. As shown in fig. 1, the heterogeneous redundant system includes a heterogeneous processor portion and a scheduler portion.
The scheduler portion includes a pseudo scheduler and its peripheral subsystems (not shown in FIG. 1). The mimicry scheduler is used as a scheduling decision core and mainly completes the functions of decision scheduling and data interaction. The mimicry scheduler is used as a uniform interface between the heterogeneous processors and an external interface, performs mimicry judgment on calculation results between the heterogeneous processors, and mainly completes functions of heterogeneous processor output information processing (downlink), heterogeneous processor input information processing (uplink), mimicry strategy management, watchdog, cleaning management and the like. And the mimicry scheduler judges the output result of each isomorphic processor and outputs the result which is considered to be correct by the scheduler. The mimicry scheduler is communicated with the heterogeneous processor to obtain necessary data to be judged, judges the data through a scheduling logic and determines to output judgment data according to a judgment result. The decision result is interacted with the outside through the service data interface, for example, the decision data is sent to the user, the switching chip or the board-level component.
The heterogeneous processor portion includes heterogeneous processor 1, heterogeneous processor 2, heterogeneous processor 3, and peripheral subsystems of the heterogeneous processors (not shown in fig. 1). Each heterogeneous processor is used as a heterogeneous functional body and executes functions of specific protocol data processing, message processing, system control authority management, system log management and the like. The heterogeneous processors have different architectures and similar functional performances, and perform transmission of uplink data and downlink data with the mimic scheduler in manners of SPI (Serial Peripheral Interface), I2C (Inter-Integrated Circuit, two-wire Serial bus), UART (Universal Asynchronous Receiver/Transmitter), and the like, and support functions of resetting, cleaning, detecting, interrupting, and the like.
The embodiment of the disclosure provides a clock synchronization method of a redundant system. The redundancy system comprises a scheduling module and N execution modules, wherein N is more than or equal to 2 and is an integer. The N execution modules can be isomorphic or heterogeneous, and N can be 2, 3, 4 and the like.
In one example, the redundant system may be the heterogeneous redundant system of FIG. 1, wherein the scheduling module may be the pseudo scheduler of FIG. 1 and the N execution modules may be heterogeneous processor 1, heterogeneous processor 2, and heterogeneous processor 3 of FIG. 1.
The clock synchronization method in this embodiment may be implemented by the scheduling module. As shown in fig. 2, the clock synchronization method 200 may include the following steps:
In one example, the time stamp is a time stamp. The data sent by the execution module to the scheduling module may include a timestamp. The scheduling module may extract the corresponding timestamp from the data sent by the execution module to the scheduling module.
In one example, as shown in step 300 of fig. 4, the above-described synchronization process may be implemented as follows: first, path delay and offset detection (i.e. step 301 in fig. 4) may be performed on input data (e.g. a time stamp sent by an execution module and a local clock of a scheduling module), and a corresponding detection result is obtained. Next, the input data may be filtered (i.e., step 302 in fig. 4), and a corresponding filtering result is obtained. Here, the filtering process is, for example, kalman filtering. Finally, delay compensation and offset calibration processing (i.e., step 303 in fig. 4) may be performed according to the detection result and the filtering result, so as to obtain a processing result of the synchronization processing.
In one example, the redundant system includes 3 execution modules and the scheduling module includes 2 second synchronization units. In this example, step 202 may be implemented as follows: firstly, a first synchronization result and a second first synchronization result are synchronized through a first second synchronization unit to obtain a second synchronization result. And secondly, carrying out synchronous processing on the third first synchronous result and the second synchronous result through a second synchronous unit to obtain a target processing result.
It is easy to understand that, in the case that the redundant system includes N execution modules and the scheduling module includes N-1 second synchronization units, the first synchronization result and the second first synchronization result may be synchronized by the first second synchronization unit to obtain the second synchronization result. And then the second synchronization unit performs synchronization processing on the third first synchronization result and the second synchronization result to obtain a third synchronization result … …, and then the N-2 second synchronization unit performs synchronization processing on the N-1 st first synchronization result and the N-2 nd synchronization result to obtain an N-1 processing result. And finally, carrying out synchronous processing on the Nth first synchronous result and the Nth-1 synchronization result through the Nth-1 second synchronous unit to obtain an Nth processing result, namely a target processing result.
The synchronization process in step 202 may be similar to the synchronization process in step 201, and is not described here again.
And step 203, performing clock synchronization on the redundant system according to the target processing result.
In one example, step 203 may be implemented as follows: and inputting the target processing result into a time marking unit to complete clock synchronization of the redundant system.
In one example, the scheduling module may include N first synchronization units, N-1 second synchronization units, and a time stamp unit. The N first synchronization units may be configured to perform a step of performing synchronization processing on the time stamp sent by each execution module and the local clock of the scheduling module. The N-1 second synchronization units may be configured to perform a step of performing synchronization processing on one first synchronization result of the N first synchronization results and the remaining first synchronization results one by one. The time stamping units may be used to complete clock synchronization to the redundant system. Here, the time stamp unit is, for example, a time stamp circuit.
In one example, as shown in fig. 3, the scheduling module includes three first synchronization units, i.e., a first synchronization unit 1, a first synchronization unit 2, and a first synchronization unit 3. The three first synchronization units correspond to three execution modules, namely execution module 1, execution module 2 and execution module 3, respectively. The execution module 1 sends its corresponding time stamp 1 to the first synchronization unit 1. Similarly, the execution module 2 sends its corresponding time stamp 2 to the first synchronization unit 2, and the execution module 3 sends its corresponding time stamp 3 to the first synchronization unit 3. The first synchronization unit 1 performs synchronization processing on the time stamp 1 and the local clock of the scheduling module to obtain a first processing result 1. Similarly, the first synchronization unit 2 performs synchronization processing on the time stamp 2 and the local clock of the scheduling module to obtain a first processing result 2, and the first synchronization unit 3 performs synchronization processing on the time stamp 3 and the local clock of the scheduling module to obtain a first processing result 3.
In fig. 3, the scheduling module further comprises two second synchronization units, namely a second synchronization unit 1 and a second synchronization unit 2. The first synchronization unit 1 is configured to perform synchronization processing on the first processing result 1 and the first processing result 2 to obtain a second processing result. The second synchronization unit 2 is configured to perform synchronization processing on the first processing result 3 and the second processing result to obtain a target processing result. In addition, the scheduling module further includes a time stamp unit. The time marking unit can perform clock synchronization according to the target processing result and the local clock of the scheduling module to complete clock synchronization of the redundant system.
According to the clock synchronization method of the redundant system, N first processing results are obtained according to the time marks sent by each execution module and the local clock of the scheduling module, then target processing results are obtained according to the N first processing results, and synchronization is completed according to the target processing results.
The embodiment of the disclosure also provides a redundancy system. The redundancy system comprises a scheduling module and N execution modules, wherein N is more than or equal to 2 and is an integer. The scheduling module includes: the N first synchronization units are used for carrying out synchronization processing on the time mark sent by each execution module and the local clock of the scheduling module to obtain N first processing results; the N-1 second synchronization units are used for carrying out synchronization processing on one first synchronization result and the other first synchronization results one by one in the N first synchronization results to obtain a target processing result; and the time marking unit is used for carrying out clock synchronization on the redundant system according to the target processing result.
In one example, the N execution modules are N heterogeneous processors. Thus, the safety of the redundant system is improved.
The embodiment of the disclosure also provides a network system. The network system router, the switch, the server and the optical transmission equipment, wherein the switch adopts the redundancy system described in the second aspect of the disclosure.
It is easy to understand that the redundancy system and the network system in this embodiment can achieve the similar technical effects to the clock synchronization method of the redundancy system in the foregoing, and are not described here again.
The flowchart and block diagrams in the figures illustrate the architecture, functionality, and operation of possible implementations of systems, methods and computer program products according to various embodiments of the present disclosure. In this regard, each block in the flowchart or block diagrams may represent a module, segment, or portion of code, which comprises one or more executable instructions for implementing the specified logical function(s). It should also be noted that, in some alternative implementations, the functions noted in the block may occur out of the order noted in the figures. For example, two blocks shown in succession may, in fact, be executed substantially concurrently, or the blocks may sometimes be executed in the reverse order, depending upon the functionality involved. It will also be noted that each block of the block diagrams and/or flowchart illustration, and combinations of blocks in the block diagrams and/or flowchart illustration, can be implemented by special purpose hardware-based systems which perform the specified functions or acts, or combinations of special purpose hardware and computer instructions.
The foregoing description is only exemplary of the preferred embodiments of the disclosure and is illustrative of the principles of the technology employed. It will be appreciated by those skilled in the art that the scope of the invention in the present disclosure is not limited to the specific combination of the above-mentioned features, but also encompasses other embodiments in which any combination of the above-mentioned features or their equivalents is possible without departing from the inventive concept as defined above. For example, the above features and (but not limited to) the features disclosed in this disclosure having similar functions are replaced with each other to form the technical solution.
Claims (10)
1. A method of clock synchronization for a redundant system comprising a scheduling module and N execution modules, wherein N ≧ 2 and N is an integer, the method implemented by the scheduling module comprising:
the time mark sent by each execution module and the local clock of the scheduling module are synchronously processed to obtain N first processing results;
performing the synchronous processing on one first synchronous result and the rest first synchronous results in the N first synchronous results one by one to obtain a target processing result;
and performing clock synchronization on the redundant system according to the target processing result.
2. The method of claim 1, wherein the scheduling module comprises N first synchronization units for performing the step of synchronizing the timestamp sent by each of the execution modules and the local clock of the scheduling module.
3. The method of claim 1, wherein the scheduling module comprises N-1 second synchronization units, and the N-1 second synchronization units are configured to perform the step of performing the synchronization process on one of the N first synchronization results and the remaining first synchronization results one by one.
4. The method of claim 1, wherein the scheduling module comprises a time stamp unit; and
the performing clock synchronization on the redundant system according to the target processing result includes:
and inputting the target processing result into the time marking unit to complete clock synchronization of the redundant system.
5. The method of any of claims 1-4, wherein the synchronization process comprises:
carrying out path delay and offset detection on input data to obtain a corresponding detection result;
filtering the input data to obtain a corresponding filtering result;
and performing delay compensation and offset calibration processing according to the detection result and the filtering result to obtain a processing result of the synchronous processing.
6. The method of any of claims 1-4, wherein the redundant system is a pseudo switching system and the N execution modules are N heterogeneous processors.
7. The method of claim 3, wherein said redundant system comprises 3 of said execution modules, said scheduling module comprising 2 of said second synchronization units; and
the step of performing the synchronization processing on one of the N first synchronization results and the remaining first synchronization results one by one to obtain a target processing result includes:
performing the synchronization processing on the first synchronization result and the second synchronization result through the first synchronization unit to obtain a second synchronization result;
and performing the synchronous processing on the third first synchronous result and the second synchronous result through the second synchronous unit to obtain the target processing result.
8. A redundant system comprises a scheduling module and N execution modules, wherein N is more than or equal to 2 and is an integer; the scheduling module includes:
the N first synchronization units are used for performing synchronization processing on the time stamp sent by each execution module and the local clock of the scheduling module to obtain N first processing results;
the N-1 second synchronization units are used for carrying out synchronous processing on one first synchronization result and the rest first synchronization results in the N first synchronization results one by one to obtain a target processing result;
and the time marking unit is used for carrying out clock synchronization on the redundant system according to the target processing result.
9. The redundant system of claim 8 wherein said N execution modules are N heterogeneous processors.
10. A network system comprising a router, a switch, a server, and an optical transmission device, wherein the switch employs the redundancy system of claim 8 or 9.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110319370.1A CN113132045A (en) | 2021-03-25 | 2021-03-25 | Clock synchronization method of redundancy system, redundancy system and network system |
| CN202210059129.4A CN114301566B (en) | 2021-03-25 | 2022-01-19 | Clock synchronization method of redundant system, redundant system and network system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110319370.1A CN113132045A (en) | 2021-03-25 | 2021-03-25 | Clock synchronization method of redundancy system, redundancy system and network system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN113132045A true CN113132045A (en) | 2021-07-16 |
Family
ID=76773789
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110319370.1A Pending CN113132045A (en) | 2021-03-25 | 2021-03-25 | Clock synchronization method of redundancy system, redundancy system and network system |
| CN202210059129.4A Active CN114301566B (en) | 2021-03-25 | 2022-01-19 | Clock synchronization method of redundant system, redundant system and network system |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210059129.4A Active CN114301566B (en) | 2021-03-25 | 2022-01-19 | Clock synchronization method of redundant system, redundant system and network system |
Country Status (1)
| Country | Link |
|---|---|
| CN (2) | CN113132045A (en) |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20040052921A (en) * | 2004-05-17 | 2004-06-23 | 김기천 | Clock synchronizer for distributed traffic control |
| FR2912526B1 (en) * | 2007-02-13 | 2009-04-17 | Thales Sa | METHOD OF MAINTAINING SYNCHRONISM OF EXECUTION BETWEEN MULTIPLE ASYNCHRONOUS PROCESSORS WORKING IN PARALLEL REDUNDANTLY. |
| US8433019B2 (en) * | 2009-07-24 | 2013-04-30 | Electronics And Telecommunications Research Institute | System and apparatus for synchronization between heterogeneous periodic clock domains, circuit for detecting synchronization failure and data receiving method |
| CN102523066B (en) * | 2011-12-23 | 2016-01-20 | 许继电气股份有限公司 | Based on IEEE1588 redundancy from the clock system of clock and synchronous method |
| DK2709298T3 (en) * | 2012-09-18 | 2018-08-27 | Omicron Electronics Gmbh | Synchronization method and electronic device using redundant connections |
| CN103389914B (en) * | 2013-07-03 | 2015-10-21 | 浙江大学 | Based on the spaceborne triple-modular redundancy system of Clock Synchronization Technology |
| CN104507156B (en) * | 2014-12-17 | 2018-10-30 | 西南大学 | For the time synchronization improved method based on IEEE 1588PTP mechanism of wireless network |
| CN109691191B (en) * | 2016-09-14 | 2020-11-17 | 华为技术有限公司 | Clock synchronization method and equipment |
| CN106992833A (en) * | 2017-05-21 | 2017-07-28 | 华中科技大学 | A kind of ultraviolet communication network clock synchronization system and method |
| CN110932815B (en) * | 2019-12-18 | 2021-10-22 | 锐捷网络股份有限公司 | Time synchronization method, device, network equipment and storage medium |
| CN111538369B (en) * | 2020-04-17 | 2021-09-24 | 北京中科宇航技术有限公司 | Triple-modular redundancy computer clock synchronization method and system |
-
2021
- 2021-03-25 CN CN202110319370.1A patent/CN113132045A/en active Pending
-
2022
- 2022-01-19 CN CN202210059129.4A patent/CN114301566B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN114301566A (en) | 2022-04-08 |
| CN114301566B (en) | 2023-11-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8738792B2 (en) | Server time protocol messages and methods | |
| CA2675645C (en) | Facilitating synchronization of servers in a coordinated timing network | |
| US8503484B2 (en) | System and method for a cross channel data link | |
| CA2675644C (en) | Facilitating recovery in a coordinated timing network | |
| JP5569299B2 (en) | COMMUNICATION SYSTEM, COMMUNICATION INTERFACE DEVICE, AND SYNCHRONIZATION METHOD | |
| US10169171B2 (en) | Method and apparatus for enabling temporal alignment of debug information | |
| EP2448168A1 (en) | Method and system for bearing time synchronization protocol in optical transport network | |
| WO2008092781A2 (en) | Defining a stratum-1 configuration in a coordinated timing network | |
| JP2006148907A (en) | Time synchronizing method in periodically operating communication system | |
| CN110266422B (en) | Method, device, equipment and medium for processing message residence time of intermediate clock equipment | |
| CN112395231B (en) | Method and device for calculating data delay time among multiple processors | |
| CN114301566A (en) | Clock synchronization method of redundancy system, redundancy system and network system | |
| CN111357243B (en) | User equipment of bus system, operation method and bus system | |
| KR102628183B1 (en) | Network translator and device translator | |
| JP2024518525A (en) | Packet transmission method and apparatus, device, and storage medium | |
| CN107526658B (en) | Method for ensuring reception of a common signal in an avionics system comprising a plurality of electronic computers | |
| WO2024069643A1 (en) | Method and a system for creating multi-port network synchronization bridge | |
| KR20230087090A (en) | Apparatus for synchronizing tasks between heterogeneous systems and method thereof | |
| KR20230101406A (en) | Controller system for vehicle and time synchronization method thereof | |
| CN117856961A (en) | Clock synchronization method and related device | |
| CN118804258A (en) | Clock synchronization method, device, equipment and medium | |
| CN117811687A (en) | System and method for time synchronization of multiple operating systems |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20210716 |