CN113098538A - Device for power supply time sequence abnormity and control method thereof - Google Patents
Device for power supply time sequence abnormity and control method thereof Download PDFInfo
- Publication number
- CN113098538A CN113098538A CN202110241417.7A CN202110241417A CN113098538A CN 113098538 A CN113098538 A CN 113098538A CN 202110241417 A CN202110241417 A CN 202110241417A CN 113098538 A CN113098538 A CN 113098538A
- Authority
- CN
- China
- Prior art keywords
- power supply
- processing unit
- conversion processing
- input
- reset module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/16—Circuits
- H04B1/1607—Supply circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Transceivers (AREA)
Abstract
The invention relates to the technical field of signal time sequence, in particular to a device for power supply time sequence abnormity and a control method thereof. The invention effectively solves the problem that the down-conversion processing unit is unlocked due to the external power supply time sequence in the radio frequency module.
Description
Technical Field
The invention relates to the technical field of signal time sequence, in particular to a device for power supply time sequence abnormity and a control method thereof.
Background
At present, a radio frequency module used by a receiver is based on the principle that a radio frequency input signal sequentially passes through a power divider, an amplifier, a filter, a down-conversion processing unit and an intermediate frequency amplifier to output an intermediate frequency signal, wherein the down-conversion processing unit is provided with a power input and a power input respectively and enters the down-conversion processing unit through a reference unit. In the practical application of the technology, when the external power supply is powered on frequently or has an uncertain time sequence, the down-conversion processing unit is unlocked when the external power supply is powered on frequently or the power supply is stepped, so that the radio frequency output in the whole radio frequency module is abnormal, and the receiver cannot work normally.
Disclosure of Invention
The invention aims to ensure the normal work of the radio frequency module under the conditions of frequent power-on of an external power supply time sequence and power supply steps.
In order to achieve the purpose, the invention provides the following technical scheme:
a device for power supply timing anomaly, comprising: the device comprises an input power supply (1), a reset module (2), a power switch (3), a radio frequency signal input (5), a power divider (6), an amplifier (7), a filter (8), a down-conversion processing unit (4), an intermediate frequency amplifier (10), a reference unit (9) and an intermediate frequency signal output (11); the radio frequency signal input device comprises an input power supply (1), a power switch (3), a reset module (2) and a reference unit (9), wherein the input power supply (1) is electrically connected with the power switch (3), the reset module (2) and the reference unit (9), a radio frequency signal input (5) sequentially passes through a power divider (6), an amplifier (7), a filter (8), a down-conversion processing unit (4) and an intermediate frequency amplifier (10) to an intermediate frequency signal output (11), the reference unit (9) and the power switch (3) are electrically connected with the down-conversion processing unit (4) respectively, and the reset.
The technical scheme of the invention is further improved as follows: the power switch (3) is respectively connected with the input power supply (1) at an in position, the reset module (2) at an on position and the down-conversion processing unit (4) at an out position.
The technical scheme of the invention is further improved as follows: the voltage of the input power supply (1) is 3.3V.
The technical scheme of the invention is further improved as follows: the input voltage of the reset module (2) is 3.3V.
The technical scheme of the invention is further improved as follows: the voltage of the out bit of the power switch (3) which is input to the down-conversion processing unit (4) is 3.3V.
The technical scheme of the invention is further improved as follows: the Reset module (2) is a Reset chip.
A method for controlling power supply time sequence abnormity comprises the following steps:
step 1: powering up a control system: the reset module (2) detects external voltage, when the external voltage is detected to be larger than the threshold voltage of the reset module (2), the reset module (2) generates a reset signal, meanwhile, the reference unit (9) generates a reference signal to the down-conversion processing unit (4), and the amplifier (7) and the intermediate frequency amplifier (10) start to work;
step 2: after the ON end of the power switch (3) receives the reset signal, the power switch (3) is conducted, 3.3V voltage is output to the down-conversion processing unit (4), and the down-conversion processing unit (4) starts to work at the moment;
and step 3: the down-conversion processing unit (4) is normally powered on, and after receiving the signal output by the reference unit (9), a phase-locked loop in the down-conversion processing unit (4) locks a local oscillator signal to enable the frequency mixer to work;
and 4, step 4: when a radio frequency signal (5) is input, the radio frequency signal is subjected to power division through a power divider (6), amplified and filtered through an amplifier (7) and a filter (8), then converted into an intermediate frequency signal through a down-conversion processing unit (4), and amplified through an intermediate frequency amplifier (11), and the intermediate frequency signal is output (11) to a user.
The technical scheme of the invention is further improved as follows: in the step 1: the threshold voltage of the reset module (2) is 140ms-460 ms.
Compared with the prior art, the device for power supply time sequence abnormity and the control method thereof have the following beneficial effects:
1. the invention provides a device for power supply time sequence abnormity and a control method thereof, which are integrated in a smaller space and have low cost, and the adaptability of a product to an external power supply is improved in design, so that the competitiveness of the product is enhanced.
2. The invention provides a device for power supply time sequence abnormity and a control method thereof, which effectively solve the problem that a down-conversion processing unit is unlocked due to external power supply time sequence in a radio frequency module.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the drawings without creative efforts.
FIG. 1 is a diagram of a power supply timing abnormality apparatus and a control method thereof according to the present invention.
Reference numerals: 1-input power; 2-a reset module; 3-a power switch; 4-a down-conversion processing unit; 5-radio frequency signal input; 6-power divider; 7-an amplifier; 8-a filter; 9-a reference cell; 10-an intermediate frequency amplifier; and 11, outputting the intermediate frequency signal.
Detailed Description
The technical solution of the present invention will be clearly and completely described by the following detailed description. It is to be understood that the described embodiments are merely exemplary of the invention, and not restrictive of the full scope of the invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
As shown in fig. 1, the apparatus for power supply timing abnormality includes: the device comprises an input power supply (1), a reset module (2), a power switch (3), a radio frequency signal input (5), a power divider (6), an amplifier (7), a filter (8), a down-conversion processing unit (4), an intermediate frequency amplifier (10), a reference unit (9) and an intermediate frequency signal output (11); the radio frequency signal input device comprises an input power supply (1), a power switch (3), a reset module (2) and a reference unit (9), wherein the input power supply (1) is electrically connected with the power switch (3), the reset module (2) and the reference unit (9), a radio frequency signal input (5) sequentially passes through a power divider (6), an amplifier (7), a filter (8), a down-conversion processing unit (4) and an intermediate frequency amplifier (10) to an intermediate frequency signal output (11), the reference unit (9) and the power switch (3) are electrically connected with the down-conversion processing unit (4) respectively, and the reset.
Preferably: the power switch (3) is respectively connected with the input power supply (1) at an in position, the reset module (2) at an on position and the down-conversion processing unit (4) at an out position.
Preferably: the voltage of the input power supply (1) is 3.3V.
Preferably: the input voltage of the reset module (2) is 3.3V.
Preferably: the voltage of the out bit of the power switch (3) which is input to the down-conversion processing unit (4) is 3.3V.
Preferably: the Reset module (2) is a Reset chip; the Reset chip in this embodiment is any one of CAT809 series, MAX809 series, UM809 series, and IMP811 series.
A method for controlling power supply time sequence abnormity comprises the following steps:
step 1: powering up a control system: the reset module (2) detects external voltage, when the external voltage is detected to be larger than the threshold voltage of the reset module (2), the reset module (2) generates a reset signal, meanwhile, the reference unit (9) generates a reference signal to the down-conversion processing unit (4), and the amplifier (7) and the intermediate frequency amplifier (10) start to work;
step 2: after the ON end of the power switch (3) receives the reset signal, the power switch (3) is conducted, 3.3V voltage is output to the down-conversion processing unit (4), and the down-conversion processing unit (4) starts to work at the moment;
and step 3: the down-conversion processing unit (4) is normally powered on, and after receiving the signal output by the reference unit (9), a phase-locked loop in the down-conversion processing unit (4) locks a local oscillator signal to enable the frequency mixer to work;
and 4, step 4: when a radio frequency signal (5) is input, the radio frequency signal is subjected to power division through a power divider (6), amplified and filtered through an amplifier (7) and a filter (8), then converted into an intermediate frequency signal through a down-conversion processing unit (4), and amplified through an intermediate frequency amplifier (11), and the intermediate frequency signal is output (11) to a user.
Preferably: in the step 1: the threshold voltage of the reset module (2) is 140ms-460 ms.
In this embodiment, the timing requirement of the down-conversion processing unit (4) is that the reference unit (9) is fed first, and then the down-conversion processing unit (4) is powered on; therefore, the timing problem of the down-conversion processing unit (4) is solved by combining the reset module (2) and the power switch (3). By adopting the reset module (2) with the threshold voltage of 2.63V and the power switch (3) with high effective enable, when the power voltage is reduced to be below 2.63V, the reset module (2) can generate a reset signal, output a low level and disconnect the power switch (3); when the power supply voltage rises to be more than 2.63V, the low level of the reset signal is kept for at least 140ms, and then the reset signal is released, namely the high level is restored, so that the power supply switch (3) is opened; when the 3.3V voltage of the power switch (3) is output and the 3.3V voltage of the power switch (3) is input, the delay time is about 280 ms; the direct current internal resistance of the power switch (3) is 16m omega, and the current of the down-conversion processing unit (4) is about 100mA, so that the power switch (3) cannot generate voltage drop; the method delays the time by about 460ms, and cannot influence the 90S positioning time of the whole machine.
The above-mentioned embodiments are merely illustrative of the preferred embodiments of the present invention, and do not limit the scope of the present invention, and various modifications and improvements of the technical solution of the present invention by those skilled in the art should fall within the protection scope defined by the claims of the present invention without departing from the spirit of the present invention.
Claims (8)
1. A device for power supply timing anomaly, comprising: the device comprises an input power supply (1), a reset module (2), a power switch (3), a radio frequency signal input (5), a power divider (6), an amplifier (7), a filter (8), a down-conversion processing unit (4), an intermediate frequency amplifier (10), a reference unit (9) and an intermediate frequency signal output (11); the radio frequency signal input device comprises an input power supply (1), a power switch (3), a reset module (2) and a reference unit (9), wherein the input power supply (1) is electrically connected with the power switch (3), the reset module (2) and the reference unit (9), a radio frequency signal input (5) sequentially passes through a power divider (6), an amplifier (7), a filter (8), a down-conversion processing unit (4) and an intermediate frequency amplifier (10) to an intermediate frequency signal output (11), the reference unit (9) and the power switch (3) are electrically connected with the down-conversion processing unit (4) respectively, and the reset.
2. A device for power supply timing exception according to claim 1 wherein: the power switch (3) is respectively connected with the input power supply (1) at an in position, the reset module (2) at an on position and the down-conversion processing unit (4) at an out position.
3. A device for power supply timing exception according to claim 1 wherein: the voltage of the input power supply (1) is 3.3V.
4. A device for power supply timing exception according to claim 1 wherein: the input voltage of the reset module (2) is 3.3V.
5. A device for power supply timing exception according to claim 1 wherein: the voltage of the out bit of the power switch (3) which is input to the down-conversion processing unit (4) is 3.3V.
6. A device for power supply timing exception according to claim 1 wherein: the Reset module (2) is a Reset chip.
7. A method for controlling power supply time sequence abnormity is characterized by comprising the following steps:
step 1: powering up a control system: the reset module (2) detects external voltage, when the external voltage is detected to be larger than the threshold voltage of the reset module (2), the reset module (2) generates a reset signal, meanwhile, the reference unit (9) generates a reference signal to the down-conversion processing unit (4), and the amplifier (7) and the intermediate frequency amplifier (10) start to work;
step 2: after the ON end of the power switch (3) receives the reset signal, the power switch (3) is conducted, 3.3V voltage is output to the down-conversion processing unit (4), and the down-conversion processing unit (4) starts to work at the moment;
and step 3: the down-conversion processing unit (4) is normally powered on, and after receiving the signal output by the reference unit (9), a phase-locked loop in the down-conversion processing unit (4) locks a local oscillator signal to enable the frequency mixer to work;
and 4, step 4: when a radio frequency signal (5) is input, the radio frequency signal is subjected to power division through a power divider (6), amplified and filtered through an amplifier (7) and a filter (8), then converted into an intermediate frequency signal through a down-conversion processing unit (4), and amplified through an intermediate frequency amplifier (11), and the intermediate frequency signal is output (11) to a user.
8. The power supply timing abnormality control method according to claim 7, characterized in that in said step 1: the threshold voltage of the reset module (2) is 140ms-460 ms.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110241417.7A CN113098538B (en) | 2021-03-04 | 2021-03-04 | Device for power supply time sequence abnormity and control method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110241417.7A CN113098538B (en) | 2021-03-04 | 2021-03-04 | Device for power supply time sequence abnormity and control method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113098538A true CN113098538A (en) | 2021-07-09 |
| CN113098538B CN113098538B (en) | 2022-07-26 |
Family
ID=76666391
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110241417.7A Active CN113098538B (en) | 2021-03-04 | 2021-03-04 | Device for power supply time sequence abnormity and control method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113098538B (en) |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102035264A (en) * | 2009-09-28 | 2011-04-27 | 瑞萨电子株式会社 | Semiconductor device and radio communication device |
| US20110134337A1 (en) * | 2008-08-11 | 2011-06-09 | Yasunari Takiguchi | Receiver apparatus, receivng method, and program |
| CN202182943U (en) * | 2011-08-15 | 2012-04-04 | 河北晶禾电子技术有限公司 | Compatible dual-path dual-system four-frequency-point satellite navigation positioning and orientating receiver |
| US20130029617A1 (en) * | 2010-04-09 | 2013-01-31 | Huawei Device Co., Ltd. | Voltage driving apparatus for power amplifier, power amplifying system, power supply device and communication device |
| CN103117762A (en) * | 2012-12-17 | 2013-05-22 | 青岛力宇仓储机械设备有限公司 | Double-channel receiving front-end circuit |
| CN203554427U (en) * | 2013-11-21 | 2014-04-16 | 武汉大学 | Multi-frequency receiver radio frequency front-end device |
| CN209105156U (en) * | 2018-11-26 | 2019-07-12 | 北京遥测技术研究所 | A kind of RF Receiving Device |
-
2021
- 2021-03-04 CN CN202110241417.7A patent/CN113098538B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20110134337A1 (en) * | 2008-08-11 | 2011-06-09 | Yasunari Takiguchi | Receiver apparatus, receivng method, and program |
| CN102035264A (en) * | 2009-09-28 | 2011-04-27 | 瑞萨电子株式会社 | Semiconductor device and radio communication device |
| US20130029617A1 (en) * | 2010-04-09 | 2013-01-31 | Huawei Device Co., Ltd. | Voltage driving apparatus for power amplifier, power amplifying system, power supply device and communication device |
| CN202182943U (en) * | 2011-08-15 | 2012-04-04 | 河北晶禾电子技术有限公司 | Compatible dual-path dual-system four-frequency-point satellite navigation positioning and orientating receiver |
| CN103117762A (en) * | 2012-12-17 | 2013-05-22 | 青岛力宇仓储机械设备有限公司 | Double-channel receiving front-end circuit |
| CN203554427U (en) * | 2013-11-21 | 2014-04-16 | 武汉大学 | Multi-frequency receiver radio frequency front-end device |
| CN209105156U (en) * | 2018-11-26 | 2019-07-12 | 北京遥测技术研究所 | A kind of RF Receiving Device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113098538B (en) | 2022-07-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10110060B2 (en) | Semiconductor device | |
| CN103176025B (en) | Power source voltage detection circuit and control method thereof | |
| CN109194317B (en) | Reset circuit and wearable equipment | |
| CN101015117A (en) | A method and apparatus for reducing the start time of a vcxo | |
| US5457414A (en) | Power supply loss sensor | |
| TW200820613A (en) | Detecting voltage glitches | |
| CN116054798B (en) | Method and device for eliminating time sequence metastable state in multi-voltage domain power-on and power-off reset | |
| US7071748B2 (en) | Charge pump clock for non-volatile memories | |
| CA2738879C (en) | System for detecting a reset condition in an electronic circuit | |
| WO2011010146A2 (en) | Real-time clock | |
| CN113098538B (en) | Device for power supply time sequence abnormity and control method thereof | |
| WO2006017368A2 (en) | An enhanced phase and frequency detector that improves performance in the presence of a failing clock | |
| CN102156417B (en) | Startup/shutoff control system and starting/shutoff control method | |
| JP2004070813A (en) | Semiconductor integrated circuit | |
| US20150244352A1 (en) | Power reduction device and method | |
| KR101901321B1 (en) | Clock generation device and method thereof | |
| US20100275041A1 (en) | Computer power supply and power status signal generating circuit thereof | |
| US9672878B1 (en) | Memory circuit | |
| CN107086639B (en) | Circuit and method for eliminating electric lock on lithium battery protection circuit | |
| CN113437989B (en) | Battery transceiver supporting zero standby power consumption or low voltage and working method | |
| CN212033758U (en) | Power-down protection circuit with power-on reset function | |
| CN100362452C (en) | User operation blocking device and method | |
| CN115882429B (en) | Overcurrent protection circuit and battery system | |
| CN216817388U (en) | Electronic system self-recovery circuit | |
| US9030892B2 (en) | Data reading device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |