CN113066430A - Time schedule controller and display system - Google Patents

Time schedule controller and display system Download PDF

Info

Publication number
CN113066430A
CN113066430A CN202110303169.4A CN202110303169A CN113066430A CN 113066430 A CN113066430 A CN 113066430A CN 202110303169 A CN202110303169 A CN 202110303169A CN 113066430 A CN113066430 A CN 113066430A
Authority
CN
China
Prior art keywords
refresh rate
module
mode
refresh
frame data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202110303169.4A
Other languages
Chinese (zh)
Inventor
郭春成
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Silicon Valley Digital Analog Suzhou Semiconductor Co ltd
Analogix International LLC
Original Assignee
Silicon Valley Digital Analog Suzhou Semiconductor Co ltd
Analogix International LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Silicon Valley Digital Analog Suzhou Semiconductor Co ltd, Analogix International LLC filed Critical Silicon Valley Digital Analog Suzhou Semiconductor Co ltd
Priority to CN202110303169.4A priority Critical patent/CN113066430A/en
Publication of CN113066430A publication Critical patent/CN113066430A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G06F3/1407General aspects irrespective of display type, e.g. determination of decimal point position, display with fixed or driving decimal point, suppression of non-significant zeros
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Human Computer Interaction (AREA)
  • General Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The application provides a time schedule controller and display system, this time schedule controller includes: the buffer module is used for receiving and buffering frame data; the frame detection module is in communication connection with the buffer module and is used for determining whether the current picture is a static picture according to the frame data; and the output module is respectively in communication connection with the buffer module and the frame detection module, and is used for entering a corresponding refresh mode according to the determination result, wherein the refresh mode comprises a first refresh rate mode and a second refresh rate mode, the refresh mode is the first refresh rate mode under the condition that the determination result represents that the current picture is the static picture, the refresh mode is the second refresh rate mode under the condition that the determination result represents that the current picture is not the static picture, and the refresh rate of the first refresh rate mode is lower than that of the second refresh rate mode. The time schedule controller solves the problem that the display card at the low end and the display equipment of the CPU can not realize the screen self-refreshing function in the prior art.

Description

Time schedule controller and display system
Technical Field
The application relates to the technical field of display, in particular to a time schedule controller and a display system.
Background
The screen self-refresh function (PSR) is a feature added from edp1.4a, and the purpose thereof is to reduce power consumption of the entire system by stopping the graphics card or CPU from outputting data in the case of a still picture.
The basic flow of the eDP PSR is to completely depend on the graphics card or CPU to implement the PSR function, that is, the graphics card or CPU used must be able to support the standard of edpa 1.3 or more to be able to support the PSR. In the current market, the display card or CPU belongs to a high-end product.
The above information disclosed in this background section is only for enhancement of understanding of the background of the technology described herein and, therefore, certain information may be included in the background that does not form the prior art that is already known in this country to a person of ordinary skill in the art.
Disclosure of Invention
The main purpose of the present application is to provide a time schedule controller and a display system, so as to solve the problem that the display device of the low-end display card and the CPU in the prior art cannot realize the screen self-refresh function.
According to an aspect of an embodiment of the present invention, there is provided a timing controller including: the buffer module is used for receiving and buffering frame data; the frame detection module is in communication connection with the buffer module and is used for determining whether the current picture is a static picture according to the frame data; and the output module is in communication connection with the buffer module and the frame detection module respectively, and is used for entering a corresponding refresh mode according to a determination result, wherein the refresh mode comprises a first refresh rate mode and a second refresh rate mode, the refresh mode is the first refresh rate mode when the determination result indicates that the current picture is a static picture, the refresh mode is the second refresh rate mode when the determination result indicates that the current picture is not a static picture, and the refresh rate of the first refresh rate mode is lower than that of the second refresh rate mode.
Optionally, the frame detection module includes: the comparison module is used for comparing the currently received frame data with the frame data of the previous frame to obtain a comparison result; and the determining module is used for determining whether the current picture is a static picture according to the comparison result.
Optionally, the determining module includes: a first determining submodule for determining that a current picture is a static picture in a case where the currently received frame data is the same as a previous frame data; and the second determining submodule determines that the current picture is not a static picture under the condition that the currently received frame data is different from the previous frame data.
Optionally, the frame detection module further includes: the first control module is used for controlling the output module to enter the first refresh rate mode under the condition that the current picture is a static picture; and the second control module is used for controlling the output module to enter the second refresh rate mode under the condition that the current picture is not a static picture.
Optionally, the ratio of the refresh rate of the first refresh rate mode to the refresh rate of the second refresh rate mode is 1/3-1/2.
Optionally, the timing controller further includes a receiving module, the receiving module is connected to the buffering module in a communication manner, and the receiving module is configured to receive the frame data and send the frame data to the buffering module.
According to another aspect of the embodiments of the present invention, there is also provided a display system, including a timing controller and a display screen communicatively connected to the timing controller, where the timing controller is any one of the timing controllers, and the display screen is configured to display frame data.
Optionally, the display system further includes a data processor, communicatively connected to the timing controller, and configured to process image data to be displayed, obtain frame data, and send the frame data to the timing controller.
Optionally, the data processor is a central processing unit or a display card.
Optionally, the display screen is an LCD or an LED.
In the embodiment of the present invention, in the timing controller, the buffer module is configured to receive and buffer frame data; the frame detection module is in communication connection with the buffer module and is used for determining whether the current picture is a static picture according to the frame data; the output module is respectively in communication connection with the buffer module and the frame detection module, and is configured to enter a corresponding refresh mode according to a determination result, where the refresh mode includes a first refresh rate mode and a second refresh rate mode, where the refresh mode is the first refresh rate mode when the determination result indicates that the current picture is a static picture, and the refresh mode is the second refresh rate mode when the determination result indicates that the current picture is not a static picture, and a refresh rate of the first refresh rate mode is lower than a refresh rate of the second refresh rate mode. The time schedule controller determines whether the current picture is a static picture or not through the frame detection module, and enters a corresponding refresh mode according to a determination result, namely the current picture is the static picture, the current picture enters a first refresh rate mode, the current picture is not the static picture, the current picture enters a second refresh rate mode, the refresh rate of the first refresh rate mode is lower than that of the second refresh rate mode, so that the screen refresh rate is reduced when the current picture is the static picture, and the power consumption of a corresponding display screen is reduced.
Drawings
The accompanying drawings, which are incorporated in and constitute a part of this application, illustrate embodiments of the application and, together with the description, serve to explain the application and are not intended to limit the application. In the drawings:
FIG. 1 shows a schematic diagram of a display system according to an embodiment of the present application.
Wherein the figures include the following reference numerals:
10. a time schedule controller; 11. a buffer module; 12. a frame detection module; 13. an output module; 14. a receiving module; 20. a display screen; 30. a data processor.
Detailed Description
It should be noted that the embodiments and features of the embodiments in the present application may be combined with each other without conflict. The present application will be described in detail below with reference to the embodiments with reference to the attached drawings.
In order to make the technical solutions better understood by those skilled in the art, the technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are only partial embodiments of the present application, but not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
It should be noted that the terms "first," "second," and the like in the description and claims of this application and in the drawings described above are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order. It should be understood that the data so used may be interchanged under appropriate circumstances such that embodiments of the application described herein may be used. Furthermore, the terms "comprises," "comprising," and "having," and any variations thereof, are intended to cover a non-exclusive inclusion, such that a process, method, system, article, or apparatus that comprises a list of steps or elements is not necessarily limited to those steps or elements expressly listed, but may include other steps or elements not expressly listed or inherent to such process, method, article, or apparatus.
It will be understood that when an element such as a layer, film, region, or substrate is referred to as being "on" another element, it can be directly on the other element or intervening elements may also be present. Also, in the specification and claims, when an element is described as being "connected" to another element, the element may be "directly connected" to the other element or "connected" to the other element through a third element.
As mentioned in the background art, the display device of the low-end display card and the CPU in the prior art cannot implement the screen self-refresh function, and in order to solve the above problems, in an exemplary embodiment of the present application, a timing controller and a display system are provided.
According to an embodiment of the present application, there is provided a timing controller, as shown in fig. 1, including:
the buffer module 11 is configured to receive and buffer frame data;
a frame detection module 12, communicatively connected to the buffer module 11, where the frame detection module 12 is configured to determine whether a current frame is a static frame according to the frame data;
an output module 13, communicatively connected to the buffer module 11 and the frame detection module 12, respectively, where the output module 13 is configured to enter a corresponding refresh mode according to a determination result, where the refresh mode includes a first refresh rate mode and a second refresh rate mode, where the refresh mode is the first refresh rate mode when the determination result indicates that the current picture is a static picture, and the refresh mode is the second refresh rate mode when the determination result indicates that the current picture is not a static picture, and a refresh rate of the first refresh rate mode is lower than a refresh rate of the second refresh rate mode.
In the time sequence controller, the buffer module is used for receiving and buffering frame data; the frame detection module is in communication connection with the buffer module and is used for determining whether the current picture is a static picture according to the frame data; the output module is respectively in communication connection with the buffer module and the frame detection module, and is configured to enter a corresponding refresh mode according to a determination result, where the refresh mode includes a first refresh rate mode and a second refresh rate mode, where the refresh mode is the first refresh rate mode when the determination result indicates that the current picture is a static picture, and the refresh mode is the second refresh rate mode when the determination result indicates that the current picture is not a static picture, and a refresh rate of the first refresh rate mode is lower than a refresh rate of the second refresh rate mode. The time schedule controller determines whether the current picture is a static picture or not through the frame detection module, and enters a corresponding refresh mode according to a determination result, namely the current picture is the static picture, the current picture enters a first refresh rate mode, the current picture is not the static picture, the current picture enters a second refresh rate mode, the refresh rate of the first refresh rate mode is lower than that of the second refresh rate mode, so that the screen refresh rate is reduced when the current picture is the static picture, and the power consumption of a corresponding display screen is reduced.
In an embodiment of the present application, the frame detection module includes a comparison module and a determination module, where the comparison module is configured to compare the currently received frame data with the frame data of a previous frame to obtain a comparison result; the determining module is used for determining whether the current picture is a static picture according to the comparison result. Specifically, the frame detection module can determine whether the current picture is a static picture by comparing the frame data of the front frame with the frame data of the rear frame, the detection is simple, the efficiency is high, and the picture is prevented from being blocked.
In an embodiment of the present application, the determining module includes a first determining submodule and a second determining submodule, where the first determining submodule determines that a current picture is a static picture when the currently received frame data is the same as a previous frame data; the second determining submodule determines that the current picture is not a still picture in a case where the currently received frame data is not identical to the previous frame data. Specifically, if the currently received frame data is the same as the previous frame data, it may be determined that the current picture is a static picture, and otherwise, the current picture is a dynamic picture.
In an embodiment of the application, the frame detection module further includes a first control module and a second control module, where the first control module is configured to control the output module to enter the first refresh rate mode when a current picture is a static picture; the second control module is used for controlling the output module to enter the second refresh rate mode under the condition that the current picture is not a static picture. Specifically, the current picture is a static picture, a first refresh rate mode is entered, the current picture is not a static picture, i.e., a dynamic picture, a second refresh rate mode is entered, and a corresponding refresh mode is entered according to whether the current picture is a static picture, so that the refresh rate is adjusted, and energy consumption is saved.
In an embodiment of the present application, a ratio of the refresh rate of the first refresh rate mode to the refresh rate of the second refresh rate mode is 1/3-1/2. Specifically, the ratio of the refresh rate of the first refresh rate mode to the refresh rate of the second refresh rate mode is set within the value range, so that the power consumption is reduced and a good display effect is maintained.
In an embodiment of the present application, as shown in fig. 1, the timing controller 10 further includes a receiving module 14, the receiving module 14 is communicatively connected to the buffering module 11, and the receiving module 14 is configured to receive the frame data and send the frame data to the buffering module 11. Specifically, the receiving module receives frame data output by the display card or the CPU and sends the frame data to the buffering module, so that the efficiency and the security of data transmission are improved.
The embodiment of the present application further provides a display system, as shown in fig. 1, the display system includes a timing controller 10 and a display screen 20 communicatively connected to the timing controller, where the timing controller is any one of the timing controllers, and the display screen 20 is configured to display frame data.
The display system comprises a time schedule controller and a display screen, wherein a buffer module is used for receiving and buffering frame data; the frame detection module is in communication connection with the buffer module and is used for determining whether the current picture is a static picture according to the frame data; the output module is respectively in communication connection with the buffer module and the frame detection module, and is configured to enter a corresponding refresh mode according to a determination result, where the refresh mode includes a first refresh rate mode and a second refresh rate mode, where the refresh mode is the first refresh rate mode when the determination result indicates that the current picture is a static picture, and the refresh mode is the second refresh rate mode when the determination result indicates that the current picture is not a static picture, and a refresh rate of the first refresh rate mode is lower than a refresh rate of the second refresh rate mode. The display system determines whether the current picture is a static picture or not through the frame detection module, and enters a corresponding refresh mode according to a determination result, namely the current picture is the static picture, the display system enters a first refresh rate mode, the current picture is not the static picture, the display system enters a second refresh rate mode, the refresh rate of the first refresh rate mode is lower than that of the second refresh rate mode, so that the screen refresh rate is reduced when the current picture is the static picture, and the power consumption of a corresponding display screen is reduced.
In an embodiment of the present application, as shown in fig. 1, the display system further includes a data processor 30, communicatively connected to the timing controller 10, for processing image data to be displayed, obtaining frame data, and sending the frame data to the timing controller 10. Specifically, the frame data received by the timing controller is obtained by processing the image data to be displayed by the data processor, and the data processor may not have a PSR function.
In an embodiment of the application, the data processor is a central processing unit or a display card. Specifically, the data processor may also be an SoC chip integrated with a central processing unit or a display card.
In an embodiment of the present application, the display screen is an LCD or an LED. Specifically, those skilled in the art can select a suitable display screen according to actual situations.
From the above description, it can be seen that the above-described embodiments of the present application achieve the following technical effects:
1) in the time sequence controller, the buffer module is used for receiving and buffering frame data; the frame detection module is in communication connection with the buffer module and is used for determining whether the current picture is a static picture according to the frame data; the output module is respectively in communication connection with the buffer module and the frame detection module, and is configured to enter a corresponding refresh mode according to a determination result, where the refresh mode includes a first refresh rate mode and a second refresh rate mode, where the refresh mode is the first refresh rate mode when the determination result indicates that the current picture is a static picture, and the refresh mode is the second refresh rate mode when the determination result indicates that the current picture is not a static picture, and a refresh rate of the first refresh rate mode is lower than a refresh rate of the second refresh rate mode. The time schedule controller determines whether the current picture is a static picture or not through the frame detection module, and enters a corresponding refresh mode according to a determination result, namely the current picture is the static picture, the current picture enters a first refresh rate mode, the current picture is not the static picture, the current picture enters a second refresh rate mode, the refresh rate of the first refresh rate mode is lower than that of the second refresh rate mode, so that the screen refresh rate is reduced when the current picture is the static picture, and the power consumption of a corresponding display screen is reduced.
2) The display system comprises a time schedule controller and a display screen, wherein a buffer module is used for receiving and buffering frame data; the frame detection module is in communication connection with the buffer module and is used for determining whether the current picture is a static picture according to the frame data; the output module is respectively in communication connection with the buffer module and the frame detection module, and is configured to enter a corresponding refresh mode according to a determination result, where the refresh mode includes a first refresh rate mode and a second refresh rate mode, where the refresh mode is the first refresh rate mode when the determination result indicates that the current picture is a static picture, and the refresh mode is the second refresh rate mode when the determination result indicates that the current picture is not a static picture, and a refresh rate of the first refresh rate mode is lower than a refresh rate of the second refresh rate mode. The display system determines whether the current picture is a static picture or not through the frame detection module, and enters a corresponding refresh mode according to a determination result, namely the current picture is the static picture, the display system enters a first refresh rate mode, the current picture is not the static picture, the display system enters a second refresh rate mode, the refresh rate of the first refresh rate mode is lower than that of the second refresh rate mode, so that the screen refresh rate is reduced when the current picture is the static picture, and the power consumption of a corresponding display screen is reduced.
The above description is only a preferred embodiment of the present application and is not intended to limit the present application, and various modifications and changes may be made by those skilled in the art. Any modification, equivalent replacement, improvement and the like made within the spirit and principle of the present application shall be included in the protection scope of the present application.

Claims (10)

1. A timing controller, comprising:
the buffer module is used for receiving and buffering frame data;
the frame detection module is in communication connection with the buffer module and is used for determining whether the current picture is a static picture according to the frame data;
and the output module is in communication connection with the buffer module and the frame detection module respectively, and is used for entering a corresponding refresh mode according to a determination result, wherein the refresh mode comprises a first refresh rate mode and a second refresh rate mode, the refresh mode is the first refresh rate mode when the determination result indicates that the current picture is a static picture, the refresh mode is the second refresh rate mode when the determination result indicates that the current picture is not a static picture, and the refresh rate of the first refresh rate mode is lower than that of the second refresh rate mode.
2. The timing controller of claim 1, wherein the frame detection module comprises:
the comparison module is used for comparing the currently received frame data with the frame data of the previous frame to obtain a comparison result;
and the determining module is used for determining whether the current picture is a static picture according to the comparison result.
3. The timing controller of claim 2, wherein the determining module comprises:
a first determining submodule for determining that a current picture is a static picture in a case where the currently received frame data is the same as a previous frame data;
and the second determining submodule determines that the current picture is not a static picture under the condition that the currently received frame data is different from the previous frame data.
4. The timing controller of claim 3, wherein the frame detection module further comprises:
the first control module is used for controlling the output module to enter the first refresh rate mode under the condition that the current picture is a static picture;
and the second control module is used for controlling the output module to enter the second refresh rate mode under the condition that the current picture is not a static picture.
5. The timing controller of claim 1, wherein a ratio of the refresh rate of the first refresh rate mode to the refresh rate of the second refresh rate mode is 1/3-1/2.
6. The timing controller of claim 1, further comprising a receiving module communicatively coupled to the buffering module, the receiving module configured to receive the frame data and send the frame data to the buffering module.
7. A display system comprising a timing controller and a display screen communicatively connected to the timing controller, wherein the timing controller is the timing controller of any one of claims 1 to 6, and the display screen is configured to display frame data.
8. The display system of claim 7, further comprising a data processor, communicatively coupled to the timing controller, for processing image data to be displayed, obtaining frame data and sending the frame data to the timing controller.
9. The display system of claim 8, wherein the data processor is a central processor or a graphics card.
10. The display system of claim 7, wherein the display screen is an LCD or an LED.
CN202110303169.4A 2021-03-22 2021-03-22 Time schedule controller and display system Pending CN113066430A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110303169.4A CN113066430A (en) 2021-03-22 2021-03-22 Time schedule controller and display system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110303169.4A CN113066430A (en) 2021-03-22 2021-03-22 Time schedule controller and display system

Publications (1)

Publication Number Publication Date
CN113066430A true CN113066430A (en) 2021-07-02

Family

ID=76563368

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110303169.4A Pending CN113066430A (en) 2021-03-22 2021-03-22 Time schedule controller and display system

Country Status (1)

Country Link
CN (1) CN113066430A (en)

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070273682A1 (en) * 2006-05-23 2007-11-29 Au Optronics Corp. Panel module and the power saving method used thereon
CN102542980A (en) * 2010-12-22 2012-07-04 乐金显示有限公司 Timing controller and organic light emitting diode display device using the same
CN102930839A (en) * 2011-08-08 2013-02-13 三星电子株式会社 Display device and driving method thereof
CN102968978A (en) * 2011-08-31 2013-03-13 联想(北京)有限公司 Control method and device for displaying refresh rate
US20130187937A1 (en) * 2012-01-20 2013-07-25 Sharp Laboratories Of America, Inc. Electronic devices configured for adapting refresh behavior
US20130265294A1 (en) * 2012-04-05 2013-10-10 Apple Inc. Decreasing power consumption in display devices
CN104269155A (en) * 2014-09-24 2015-01-07 广东欧珀移动通信有限公司 Method and device for adjusting refreshing rate of screen
US20160035320A1 (en) * 2014-08-01 2016-02-04 Samsung Display Co., Ltd. Timing controller, display device including the same, and method for driving the same
CN106157917A (en) * 2016-08-31 2016-11-23 深圳市华星光电技术有限公司 A kind of drive device for display that can reduce power consumption and driving method thereof
CN107799053A (en) * 2017-11-13 2018-03-13 合肥京东方光电科技有限公司 Control method and apparatus, time schedule controller, the display device of refreshing frequency
CN110085157A (en) * 2019-04-23 2019-08-02 北京集创北方科技股份有限公司 Clock generating circuit, driving chip, display device and clock signal generating method
CN112017612A (en) * 2020-09-10 2020-12-01 Tcl华星光电技术有限公司 Time schedule controller, control method thereof and display device with time schedule controller
US20210035488A1 (en) * 2019-07-29 2021-02-04 Samsung Display Co., Ltd. Display device and driving method thereof

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070273682A1 (en) * 2006-05-23 2007-11-29 Au Optronics Corp. Panel module and the power saving method used thereon
CN102542980A (en) * 2010-12-22 2012-07-04 乐金显示有限公司 Timing controller and organic light emitting diode display device using the same
CN102930839A (en) * 2011-08-08 2013-02-13 三星电子株式会社 Display device and driving method thereof
CN102968978A (en) * 2011-08-31 2013-03-13 联想(北京)有限公司 Control method and device for displaying refresh rate
US20130187937A1 (en) * 2012-01-20 2013-07-25 Sharp Laboratories Of America, Inc. Electronic devices configured for adapting refresh behavior
US20130265294A1 (en) * 2012-04-05 2013-10-10 Apple Inc. Decreasing power consumption in display devices
US20160035320A1 (en) * 2014-08-01 2016-02-04 Samsung Display Co., Ltd. Timing controller, display device including the same, and method for driving the same
CN104269155A (en) * 2014-09-24 2015-01-07 广东欧珀移动通信有限公司 Method and device for adjusting refreshing rate of screen
CN106157917A (en) * 2016-08-31 2016-11-23 深圳市华星光电技术有限公司 A kind of drive device for display that can reduce power consumption and driving method thereof
CN107799053A (en) * 2017-11-13 2018-03-13 合肥京东方光电科技有限公司 Control method and apparatus, time schedule controller, the display device of refreshing frequency
CN110085157A (en) * 2019-04-23 2019-08-02 北京集创北方科技股份有限公司 Clock generating circuit, driving chip, display device and clock signal generating method
US20210035488A1 (en) * 2019-07-29 2021-02-04 Samsung Display Co., Ltd. Display device and driving method thereof
CN112017612A (en) * 2020-09-10 2020-12-01 Tcl华星光电技术有限公司 Time schedule controller, control method thereof and display device with time schedule controller

Similar Documents

Publication Publication Date Title
KR101713177B1 (en) System and method for virtual displays
US20020186213A1 (en) Display controller, display unit and electronic apparatus
US6583785B2 (en) Variable clock rate display device
CN102750932B (en) Display controller, display device, display system, and method for controlling display device
KR20180104940A (en) Operating Method for Gamma Voltage corresponding to display configuration and electronic device supporting the same
US10810927B2 (en) Electronic device and method for controlling display in electronic device
US20180308439A1 (en) Self-refresh display driving device, driving method and display device
CN103500555B (en) A kind of LED display video resolution matched processing method and system
CN102024445A (en) Method and apparatus for displaying video signals from plurality of input sources
CN105657301B (en) Show the method and device of image
CN102741809A (en) Techniques to transmit commands to a target device
CN106128371A (en) A kind of device, display device and the method that picture brightness strengthens
KR102681504B1 (en) Co-existence of full frame and partial frame idle image updates
CN104754272A (en) VGA (Video Graphics Array) full-resolution locked display system and method
CN102802001A (en) Method and device for reducing dynamic crosstalk of shutter type 3D liquid crystal display and liquid crystal display
CN104112433A (en) Image compensation method and device
TWI443576B (en) Graphics display systems and methods
CN113110817B (en) Method, device, terminal and storage medium for determining ambient light brightness
CN106935209B (en) Display device of electronic paper and its driving method
CN113066430A (en) Time schedule controller and display system
CN201359839Y (en) Image-enhanced screen splicing system
CN112017612A (en) Time schedule controller, control method thereof and display device with time schedule controller
CN112002276B (en) Control method for display panel
CN105788554A (en) Display screen driver, display screen and terminal
CN110444170A (en) Reduce the control system and method for LCD TV backlight power

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information

Address after: 1801, building 4, 209 Zhuyuan Road, high tech Zone, Suzhou City, Jiangsu Province

Applicant after: Silicon Valley Analog (Suzhou) Semiconductor Co.,Ltd.

Applicant after: ANALOGIX INTERNATIONAL LLC

Address before: Room 1801, building 4, 209 Zhuyuan Road, high tech Zone, Suzhou City, Jiangsu Province, 215011

Applicant before: Silicon Valley digital analog (Suzhou) Semiconductor Co.,Ltd.

Applicant before: ANALOGIX INTERNATIONAL LLC

CB02 Change of applicant information
RJ01 Rejection of invention patent application after publication

Application publication date: 20210702

RJ01 Rejection of invention patent application after publication