CN113055323B - Method and system for digital predistortion processing of communication system - Google Patents

Method and system for digital predistortion processing of communication system Download PDF

Info

Publication number
CN113055323B
CN113055323B CN202110234999.6A CN202110234999A CN113055323B CN 113055323 B CN113055323 B CN 113055323B CN 202110234999 A CN202110234999 A CN 202110234999A CN 113055323 B CN113055323 B CN 113055323B
Authority
CN
China
Prior art keywords
power
segment
processing
predistortion
section
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202110234999.6A
Other languages
Chinese (zh)
Other versions
CN113055323A (en
Inventor
朱可
徐进
张炜
王胜
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qingdao Silicon Chang Communication Technology Co ltd
Original Assignee
Qingdao Silicon Chang Communication Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qingdao Silicon Chang Communication Technology Co ltd filed Critical Qingdao Silicon Chang Communication Technology Co ltd
Priority to CN202110234999.6A priority Critical patent/CN113055323B/en
Publication of CN113055323A publication Critical patent/CN113055323A/en
Application granted granted Critical
Publication of CN113055323B publication Critical patent/CN113055323B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/38Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40Transmitting circuits; Receiving circuits
    • H04L25/49Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems

Landscapes

  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Amplifiers (AREA)

Abstract

The present invention relates to the field of communications, and in particular, to a method and system for digital predistortion processing in a communication system. The method comprises the following steps: step S1, obtaining a baseband signal and a feedback signal; step S2, generating a sector baseband signal and a sector feedback signal according to each power sector; step S3, configuring a processing model of each power segment; step S4, obtaining configuration parameters of each power section; step S5, generating an N-level lookup table according to the processing models and the configuration parameters corresponding to the N power sections; and step S6, sequentially generating N predistortion signals according to the N section baseband signals and the N-level lookup table, and carrying out combined superposition to obtain a predistortion processing result. The technical scheme of the invention has the beneficial effects that: the method and the system for processing the digital predistortion of the communication system are provided, and the input signal is processed in a segmented mode, so that the iteration speed can be improved, and the nonlinear correction effect is more accurate.

Description

Method and system for digital predistortion processing of communication system
Technical Field
The present invention relates to the field of communications, and in particular, to a method and system for digital predistortion processing in a communication system.
Background
With the advent of the 5G era, carrier configurations of transmission signals of a base station are richer, power dynamics of the signals are larger and larger, nonlinear distortion generated by analog hardware such as a power amplifier is richer, and higher requirements are provided for the iteration speed and the correction capability of a digital predistortion module.
However, the existing digital predistortion calibration method is usually based on a general polynomial model, and directly performs resolving and error approximation on a feedback signal and a baseband signal to generate a cancellation signal, and this processing method improves the calibration speed, meets performance radio frequency indexes, but greatly improves the complexity of the model, and increases a computation unit of an FPGA or an ASIC. Therefore, in the prior art, hardware resources are increased, the convergence speed is low under the condition of large signal dynamic change, and the correction effect is poor.
Disclosure of Invention
To solve the problems in the prior art, a method and system for digital predistortion processing in a communication system are provided.
The digital predistortion processing method of a communication system, the communication system includes a power amplifier;
the digital predistortion processing method comprises the following steps:
step S1, acquiring a baseband signal input to the power amplifier and a feedback signal output by the power amplifier;
step S2, presetting N power sections, and sequentially dividing the baseband signals and the feedback signals according to each power section to generate section baseband signals and section feedback signals corresponding to each power section;
step S3, configuring a processing model corresponding to each power segment according to the segment feedback signal corresponding to each power segment;
step S4, obtaining configuration parameters corresponding to each power segment according to the segment baseband signal and the segment feedback signal corresponding to each power segment;
step S5, generating N levels of lookup tables according to the processing models corresponding to the N power sections and the corresponding configuration parameters, wherein each level of lookup table corresponds to one power section;
and step S6, sequentially generating predistortion signals corresponding to the N power sections according to the N section baseband signals and the N-level lookup table, and combining and superposing the N predistortion signals to obtain a predistortion processing result.
Preferably, the step S2 includes:
step S21, presetting N power segments, and sequentially dividing the baseband signals according to each power segment to generate the segment baseband signals corresponding to each power segment;
step S22, performing amplitude and phase alignment processing on the feedback signal according to the baseband signal, sequentially dividing the aligned feedback signal according to each power segment, and generating the segment feedback signal corresponding to each power segment.
Preferably, the step S3 includes:
step S31, determining an operating state of the power amplifier corresponding to each of the power segments according to the segment feedback signal corresponding to each of the power segments;
step S32, configuring a processing model corresponding to each power segment according to the working state corresponding to each power segment.
Preferably, the configuration parameters include predistortion coefficients and weighting values.
Preferably, the step S4 includes:
step S41, performing resolving processing on the sector baseband signal and the sector feedback signal corresponding to each power sector to obtain a predistortion coefficient corresponding to each power sector;
step S42, presetting the weighted value corresponding to each power segment, and adjusting the weighted value according to the segment baseband signal and the segment feedback signal corresponding to each power segment.
Preferably, the step S5 includes:
step S51, constructing an N-level lookup table according to the processing models corresponding to the N power sections;
step S52, obtaining specific values in the N-level lookup table according to configuration parameters corresponding to the N power segments.
Preferably, step S6 includes:
step S61, sequentially multiplying each baseband signal of the segment by each lookup table of the N lookup tables to sequentially generate a predistortion signal corresponding to each power segment
Step S62, sequentially combining and superimposing the predistortion signals corresponding to each of the power sections to obtain the predistortion processing result.
The system for digital predistortion processing of a communication system comprises a power amplifier;
the system for digital predistortion processing comprises:
the first acquisition module is used for acquiring a baseband signal input to the power amplifier;
the second acquisition module is used for acquiring the feedback signal output by the power amplifier;
a segmentation module, respectively connected to the first acquisition module and the second acquisition module, where N power segments are preset in the segmentation module, and are used for sequentially dividing the baseband signal and the feedback signal by each power segment to generate a segment baseband signal and a segment feedback signal corresponding to each power segment;
a first configuration module, connected to the segmentation module, configured to configure a processing model corresponding to each power segment according to the segment feedback signal corresponding to each power segment;
the second configuration module is connected with the segmentation module and used for obtaining configuration parameters corresponding to each power section according to a section baseband signal and a section feedback signal corresponding to each power section;
the searching module is respectively connected with the first configuration module and the second configuration module and used for generating N levels of searching tables according to the processing models corresponding to the N power sections and the corresponding configuration parameters, and each level of searching tables respectively corresponds to one power section;
and the processing module is respectively connected with the segmentation module and the search module and is used for sequentially generating N predistortion signals corresponding to the power sections according to the N baseband signals of the sections and the N level search table, and combining and superposing the N predistortion signals to obtain a predistortion processing result.
Preferably, the segmentation module comprises:
a first segmentation unit, where N power segments are preset in the first segmentation unit, and the first segmentation unit is configured to sequentially divide the baseband signal according to each power segment and generate the segment baseband signal corresponding to each power segment;
and the second segmentation unit is connected with the first segmentation unit and used for carrying out amplitude phase alignment processing on the feedback signals according to the baseband signals, sequentially dividing the feedback signals subjected to alignment processing according to each power segment, and generating the segment feedback signals corresponding to each power segment.
Preferably, the first configuration module includes:
a first configuration unit, configured to determine, according to the segment feedback signal corresponding to each of the power segments, an operating state of the power amplifier corresponding to each of the power segments;
and the second configuration unit is connected with the first configuration unit and used for configuring the processing model corresponding to each power section according to the working state corresponding to each power section.
Preferably, the configuration parameters include predistortion coefficients and weighting values.
Preferably, the second configuration module includes:
the third configuration unit is configured to perform solution processing on the sector baseband signal and the sector feedback signal corresponding to each power sector to obtain a predistortion coefficient corresponding to each power sector;
a fourth configuration unit, wherein a weighted value corresponding to each power segment is preset in the fourth configuration unit, and is used for adjusting the weighted value according to the segment baseband signal and the segment feedback signal corresponding to each power segment.
Preferably, the searching module includes:
the construction unit is used for constructing an N-level lookup table according to the processing models corresponding to the N power sections;
and the generating unit is used for acquiring specific numerical values in the N-level lookup table according to the configuration parameters corresponding to the N power sections.
Preferably, the processing module comprises:
the first processing unit is used for multiplying each section baseband signal by each level of lookup table in the N levels of lookup tables in sequence and generating a predistortion signal corresponding to each power section in sequence;
and the second processing unit is connected with the first processing unit and sequentially combines and superposes the predistortion signals corresponding to each power section to obtain the predistortion processing result.
The technical scheme of the invention has the beneficial effects that: the method and the system for processing the digital predistortion of the communication system are provided, and the input signal is processed in a segmented mode, so that the iteration speed can be improved, and the nonlinear correction effect is more accurate.
Drawings
FIG. 1 is a flow chart illustrating a method of digital pre-distortion processing in accordance with a preferred embodiment of the present invention;
FIG. 2 is a schematic flow chart of step S2 according to the preferred embodiment of the present invention;
FIG. 3 is a schematic flow chart of step S3 according to the preferred embodiment of the present invention;
FIG. 4 is a schematic flow chart of step S4 according to the preferred embodiment of the present invention;
FIG. 5 is a schematic flow chart of step S5 according to the preferred embodiment of the present invention;
FIG. 6 is a schematic flow chart of step S6 according to the preferred embodiment of the present invention;
FIG. 7 is a block diagram of a system for digital pre-distortion processing according to a preferred embodiment of the present invention;
FIG. 8 is a schematic structural diagram of a segment module according to a preferred embodiment of the present invention;
FIG. 9 is a schematic structural diagram of a first configuration module according to a preferred embodiment of the present invention;
FIG. 10 is a schematic structural diagram of a second configuration module according to a preferred embodiment of the present invention;
FIG. 11 is a diagram illustrating a structure of a lookup module according to a preferred embodiment of the present invention;
fig. 12 is a schematic structural diagram of a processing module according to a preferred embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
It should be noted that the embodiments and features of the embodiments may be combined with each other without conflict.
The invention is further described with reference to the following drawings and specific examples, which are not intended to be limiting.
The invention provides a method and a system for digital predistortion processing of a communication system. The digital predistortion processing method of a communication system, the communication system includes a power amplifier;
as shown in fig. 1, the method of digital pre-distortion processing includes:
step S1, acquiring a baseband signal input to the power amplifier and a feedback signal output by the power amplifier;
step S2, presetting N power sections, and sequentially dividing baseband signals and feedback signals according to each power section to generate a section baseband signal and a section feedback signal corresponding to each power section;
step S3, configuring a processing model corresponding to each power segment according to the segment feedback signal corresponding to each power segment;
step S4, obtaining configuration parameters corresponding to each power section according to the section baseband signal and the section feedback signal corresponding to each power section;
step S5, generating N levels of lookup tables according to the processing models corresponding to the N power sections and the corresponding configuration parameters, wherein each level of lookup table corresponds to one power section;
and step S6, sequentially generating predistortion signals corresponding to the N power sections according to the N section baseband signals and the N-level lookup table, and combining and superposing the N predistortion signals to obtain a predistortion processing result.
Specifically, the present invention provides a method for digital predistortion processing, which includes steps S1, first obtaining a baseband signal to be input to a power amplifier in a communication system, and a feedback signal output by the power amplifier after performing power amplification processing according to the input baseband signal; subsequently, through step S2, N power segments are preset, and the baseband signal and the feedback signal are sequentially divided according to each power segment to generate a segment baseband signal and a segment feedback signal corresponding to each power segment, for convenience of description, the N power segments may be numbered in order of decreasing power to be 1,2,3, 4, … … N, and correspondingly, the baseband signal and the feedback signal are sequentially divided according to the power segments numbered as 1,2,3, 4, … … N, and a segment baseband signal and segment feedback information corresponding to each power segment, which may be specifically represented as a 1 st segment baseband signal, a 2 nd segment baseband signal, a 3 rd segment baseband signal, a 4 th segment baseband signal, a … … nth segment baseband signal, and a 1 st segment feedback signal, a 2 nd segment feedback signal, a 3 rd segment feedback signal, segment 4 feedback signal, … … nth segment feedback signal; then, through step S3, configuring a processing model corresponding to each power segment according to the segment feedback signal corresponding to each power segment; through step S4, obtaining a configuration parameter corresponding to each power segment according to the segment baseband signal and the segment feedback signal corresponding to each power segment; step S5 is executed again, and N levels of lookup tables are generated according to the processing models corresponding to the N power segments and the corresponding configuration parameters, where each level of lookup table corresponds to a power segment; and finally, sequentially generating predistortion signals corresponding to the N power sections according to the N section baseband signals and the N-level lookup table through step S6, and combining and superposing the N predistortion signals to obtain a predistortion processing result.
Compared with the method of using a memory polynomial model to perform digital predistortion processing in the prior art, the method of using feedforward compensation after generating a lookup table by comparing errors of a baseband signal and a feedback signal after acquiring the feedback signal. The method provided by the invention fully considers the dynamic range of the input signal, and avoids the phenomena that the iteration speed has a bottleneck and the nonlinear calibration effect of the analog device is poor and cannot meet the requirements of operators due to the fact that a large amount of calculation is carried out in each power section. For example, a typical generic memory polynomial model is as follows:
Figure BDA0002960343400000091
where n is used to represent the number of data points, M is used to represent the polynomial memory depth, K is used to represent the number of cross terms at each memory depth, P is used to represent the number of bases of the model, x (n) is used to represent the incoming baseband signal, y (n) is used to represent the generated predistortion signal, f p { x (n-k) } is used to represent the B-spline model of the substrate.
In a preferred embodiment of the present invention, as shown in fig. 2, step S2 includes:
step S21, presetting N power sections, and sequentially dividing baseband signals according to each power section to generate a section baseband signal corresponding to each power section;
and step S22, performing amplitude and phase alignment processing on the feedback signals according to the baseband signals, sequentially dividing the feedback signals after alignment processing according to each power section, and generating section feedback signals corresponding to each power section.
Specifically, data acquisition may be performed on the baseband signal in step S21, the acquired baseband signal is segmented according to a preset power segment to obtain a segment baseband signal corresponding to each power segment, data acquisition may be performed on the feedback signal in step S22, amplitude and phase alignment may be performed on the feedback signal and the baseband signal, and the feedback signal is divided in the same division manner as the baseband signal to obtain a segment feedback signal corresponding to each power segment. Furthermore, the acquired signals are segmented, and signals with large dynamic range can be independently processed in each segment area.
In a preferred embodiment of the present invention, as shown in fig. 3, step S3 includes:
step S31, determining a working state of the power amplifier corresponding to each power segment according to the segment feedback signal corresponding to each power segment;
step S32, configuring a processing model corresponding to each power segment according to the operating state corresponding to each power segment.
Specifically, the operation state of the power amplifier corresponding to each power segment can be determined according to the segment feedback signal corresponding to each power segment through step S31, for example, the operation state of the high frequency power amplifier can be divided into under-voltage, critical and over-voltage; then, in step S32, signal state selection is performed according to the working state corresponding to each power segment, and a memory model corresponding to each power segment is configured.
For example, 3 power sections may be preset, one of which is set to a high power depth saturation section larger than-16 dBFS, one of which is set to a medium power saturation section located between-16 dBFS and-12 dBFS, and one of which is set to a low power linear section located below-16 dBFS, 10 memory depths (M ═ 10) with high complexity and a cross term model (K ═ 5) may be configured for the high power saturation section, 8 memory depths (M ═ 8) with a simple configuration and a reduced number of cross terms (K ═ 3) may be configured for the medium power linear section, and 6 memory depths (M ═ 6) with a simple configuration and no number of cross terms may be configured for the low power linear section. Furthermore, the adaptive selection of different processing models can be realized based on different sections of the feedback signal, and memory models with different complexities can be selected for the subsequent processing process, so that the resource consumption of hardware realization is reduced.
In a preferred embodiment of the invention, the configuration parameters include predistortion coefficients and weighting values.
In a preferred embodiment of the present invention, as shown in fig. 4, step S4 includes:
step S41, calculating the baseband signal and feedback signal of each power segment to obtain the predistortion coefficient a corresponding to each power segment mkp
In step S42, a weighting value corresponding to each power segment is preset, and the weighting value is adjusted according to the segment baseband signal and the segment feedback signal corresponding to each power segment.
Specifically, through step S41, the sector baseband signal and the sector feedback signal corresponding to each power sector can be individually processedResolving to obtain a predistortion coefficient corresponding to each power section; then, in step S42, a weighting value corresponding to each power segment is preset, and the weighting value is adjusted according to the segment baseband signal and the segment feedback signal corresponding to each power segment. For example, preset high power deep saturation section weight λ 1 Middle power saturation section weight λ 2 Low power linear section weight λ 3 Flexible configuration can be made according to the saturation section and the linear section. Further, the method of weighting the predistortion coefficients is used here, so that the effect of correcting nonlinear distortion can be improved.
The processing of the baseband signal and the feedback signal in steps S1 to S4 can improve the processing performance and make the subsequent predistortion result more accurate.
In a preferred embodiment of the present invention, as shown in fig. 5, step S5 includes:
step S51, constructing an N-level lookup table according to the processing models corresponding to the N power sections;
step S52, pre-distortion coefficient a corresponding to N power sections mkp And the weight lambda is obtained, and the specific numerical value in the N-level lookup table is obtained.
Specifically, first, in step S51, an N-level lookup table is constructed according to the number of power segments and the complexity of the processing model corresponding to each power segment, so as to reduce hardware resources, and then in step S52, the specific numerical values to be filled in the N-level lookup table can be calculated according to the predistortion coefficient, the weighting value and the initial basis corresponding to each power segment, which can be expressed as: lambda [ alpha ] i a mkp f p { x (N-k) }, where i ═ 1,2,3, … N. Further, a multi-level lookup table is generated here, so that rapid iteration of the predistortion model can be realized.
In a preferred embodiment of the present invention, as shown in fig. 6, step S6 includes:
step S61, multiplying each section baseband signal by each level of lookup table in the N levels of lookup tables in sequence to generate a predistortion signal corresponding to each power section in sequence;
step S62, sequentially combining and superimposing the predistortion signals corresponding to each power segment to obtain a predistortion processing result.
Specifically, the baseband signal of each segment is multiplied by each level of the lookup table in the N-level lookup table in step S61 in sequence to generate the predistortion signal corresponding to each power segment in sequence, and then the predistortion signals corresponding to each power segment are combined and superimposed according to the division sequence of the power segments, such as from small to large or from large to small, in step S62 to obtain the predistortion processing result y (N).
The system for digital predistortion processing of a communication system comprises a power amplifier;
as shown in fig. 7, the system for digital predistortion processing includes:
a first obtaining module 1, configured to obtain a baseband signal input to the power amplifier 01;
a second obtaining module 2, configured to obtain a feedback signal output by the power amplifier 01;
the segmentation module 3 is respectively connected with the first acquisition module 1 and the second acquisition module 2, and N power sections are preset in the segmentation module 3 and used for sequentially dividing baseband signals and feedback signals in each power section to generate a section baseband signal and a section feedback signal corresponding to each power section;
a first configuration module 4 connected to the segmentation module 3 for configuring the processing model corresponding to each power segment according to the segment feedback signal corresponding to each power segment;
the second configuration module 5 is connected with the segmentation module 3 and is used for obtaining configuration parameters corresponding to each power section according to the section baseband signal and the section feedback signal corresponding to each power section;
the searching module 6 is respectively connected with the first configuration module 4 and the second configuration module 5 and is used for generating N levels of searching tables according to the processing models corresponding to the N power sections and the corresponding configuration parameters, and each level of searching tables respectively corresponds to one power section;
and the processing module 7 is respectively connected with the segmentation module 3 and the lookup module 6, and is used for sequentially generating predistortion signals corresponding to the N power sections according to the N section baseband signals and the N-level lookup table, and combining and superposing the N predistortion signals to obtain a predistortion processing result.
Specifically, the present invention may also provide a system for digital predistortion processing of a communication system, in which a baseband signal and a feedback signal are divided by a segmentation module 3, and a processing model and configuration parameters corresponding to each power segment are obtained by a first configuration module 4 and a second configuration module 5; and finally, sequentially generating predistortion signals corresponding to the N power sections according to the baseband signals of the N sections and the N-level lookup table through a processing module 7, combining and superposing the predistortion signals to obtain a predistortion processing result. The detailed processing procedure is already clear from the above description and is not repeated here.
In a preferred embodiment of the present invention, as shown in fig. 8, the segmentation module 3 includes:
a first segmentation unit 31, where N power segments are preset in the first segmentation unit 31, and are used to sequentially divide baseband signals according to each power segment and generate a segment baseband signal corresponding to each power segment;
and the second segmentation unit 32 is connected to the first segmentation unit 31, and configured to perform amplitude and phase alignment processing on the feedback signal according to the baseband signal, sequentially divide the aligned feedback signal according to each power segment, and generate a segment feedback signal corresponding to each power segment.
Specifically, first, a segment baseband signal corresponding to each power segment may be generated by the first segmentation unit 31 in the segmentation module 3; the segment feedback signal corresponding to each power segment may then be generated by the second segmentation unit 32 in the segmentation module 3.
In a preferred embodiment of the present invention, as shown in fig. 9, the first configuration module 4 includes:
a first configuration unit 41, configured to determine, according to a section feedback signal corresponding to each power section, an operating state of the power amplifier 01 corresponding to each power section;
the second configuration unit 42 is connected to the first configuration unit 41, and configured to configure the processing model corresponding to each power segment according to the working state corresponding to each power segment.
Specifically, first, the first configuration unit 41 in the first configuration module 4 can be used to determine the operating state of the power amplifier 01 corresponding to each power segment, such as undervoltage, critical and overvoltage; the second configuration unit 42 in the first configuration module 4 can then be utilized to configure the processing model corresponding to each power segment according to the operating state corresponding to each power segment. For example, a memory model with higher complexity can be configured for a high power saturation section, and a memory model with simpler configuration for a low power linear section.
In a preferred embodiment of the invention, the configuration parameters include predistortion coefficients and weighting values.
In a preferred embodiment of the present invention, as shown in fig. 10, the second configuration module 5 includes:
the third configuration unit 51 is configured to perform calculation on the sector baseband signal and the sector feedback signal corresponding to each power sector to obtain a predistortion coefficient corresponding to each power sector;
the fourth configuration unit 52, wherein the weighted value corresponding to each power segment is preset in the fourth configuration unit 52, and is used for adjusting the weighted value according to the segment baseband signal and the segment feedback signal corresponding to each power segment.
Specifically, first, the third configuration unit 51 in the second configuration module 5 may perform calculation processing on the baseband signal and the feedback signal of the section corresponding to each power section to obtain a predistortion coefficient corresponding to each power section; the weighting value matched to each power segment can then be obtained by the fourth configuration unit 52 in the second configuration module 5.
In a preferred embodiment of the present invention, as shown in fig. 11, the searching module 6 includes:
a constructing unit 61, configured to construct an N-level lookup table according to the processing models corresponding to the N power segments;
a generating unit 62, configured to obtain specific numerical values in the N-level lookup table according to the configuration parameters corresponding to the N power segments.
Specifically, first, the constructing unit 61 in the lookup module 6 may be used to construct an N-level lookup table according to the processing model corresponding to each power segment, and accordingly, the N-level lookup table is composed of one-level lookup tables corresponding to each power segment, and then the generating unit 62 in the lookup module 6 may be used to obtain specific values in the N-level lookup table according to the configuration parameters corresponding to the N power segments.
In a preferred embodiment of the present invention, as shown in fig. 12, the processing module 7 includes:
the first processing unit 71 is configured to multiply the baseband signal of each segment by each level of the N-level lookup tables in sequence, and generate a predistortion signal corresponding to each power segment in sequence;
the second processing unit 72 is connected to the first processing unit 71, and sequentially combines and superposes the predistortion signals corresponding to each power segment to obtain a predistortion processing result.
Specifically, the baseband signal of each section may be multiplied by each level of the lookup table in the N-level lookup table in sequence by the first processing unit 71 in the processing module 7 to generate the predistortion signal corresponding to each power section in sequence, accordingly, the first processing unit 71 may include a plurality of multipliers, and then the predistortion signal corresponding to each power section may be combined and superimposed in sequence by the second processing unit 72 in the processing module 7 to obtain the predistortion processing result.
The technical scheme of the invention has the beneficial effects that: the method and the system for processing the digital predistortion of the communication system are provided, and the input signal is processed in a segmented mode, so that the iteration speed can be improved, and the nonlinear correction effect is more accurate.
While the invention has been described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention.

Claims (12)

1. A method for digital predistortion processing of a communication system, wherein the communication system includes a power amplifier;
the digital predistortion processing method comprises the following steps:
step S1, acquiring a baseband signal input to the power amplifier and a feedback signal output by the power amplifier;
step S2, presetting N power sections, and sequentially dividing the baseband signals and the feedback signals according to each power section to generate section baseband signals and section feedback signals corresponding to each power section;
step S3, configuring a processing model corresponding to each power segment according to the segment feedback signal corresponding to each power segment;
step S4, obtaining configuration parameters corresponding to each power segment according to the segment baseband signal and the segment feedback signal corresponding to each power segment;
step S5, generating N levels of lookup tables according to the processing models corresponding to the N power sections and the corresponding configuration parameters, wherein each level of lookup table corresponds to one power section;
step S6, sequentially generating predistortion signals corresponding to N power sections according to N section baseband signals and the N-level lookup table, and combining and superposing the N predistortion signals to obtain a predistortion processing result;
the processing model in step S3 is a plurality of memory models respectively corresponding to each of the power segments, and the plurality of memory models are configured with decreasing memory depth and cross terms in sequence from high to low according to the power segments;
in step S4, the configuration parameters are predistortion coefficients and weighting values corresponding to the power segment.
2. The method for digital predistortion processing of a communication system according to claim 1, wherein the step S2 comprises:
step S21, presetting N power segments, and sequentially dividing the baseband signals according to each power segment to generate the segment baseband signals corresponding to each power segment;
step S22, performing amplitude and phase alignment processing on the feedback signal according to the baseband signal, sequentially dividing the aligned feedback signal according to each power segment, and generating the segment feedback signal corresponding to each power segment.
3. The method for digital predistortion processing of communication system according to claim 1, wherein said step S3 comprises:
step S31, determining an operating state of the power amplifier corresponding to each of the power segments according to the segment feedback signal corresponding to each of the power segments;
step S32, configuring a processing model corresponding to each power segment according to the working state corresponding to each power segment.
4. The method for digital predistortion processing of a communication system according to claim 1, wherein the step S4 comprises:
step S41, performing resolving processing on the sector baseband signal and the sector feedback signal corresponding to each power sector to obtain the predistortion coefficient corresponding to each power sector;
step S42, presetting the weighted value corresponding to each power segment, and adjusting the weighted value according to the segment baseband signal and the segment feedback signal corresponding to each power segment.
5. The method for digital predistortion processing of a communication system according to claim 1, wherein the step S5 comprises:
step S51, constructing an N-level lookup table according to the processing models corresponding to the N power sections;
step S52, obtaining specific values in the N-level lookup table according to configuration parameters corresponding to the N power segments.
6. The method of digital predistortion processing for communication system according to claim 1, wherein step S6 comprises:
step S61, sequentially multiplying each baseband signal of the segment by each lookup table of the N-level lookup tables to sequentially generate a predistortion signal corresponding to each power segment
Step S62, sequentially combining and superimposing the predistortion signals corresponding to each of the power sections to obtain the predistortion processing result.
7. A system for digital predistortion processing in a communication system, the communication system comprising a power amplifier;
the system for digital predistortion processing comprises:
the first acquisition module is used for acquiring a baseband signal input to the power amplifier;
the second acquisition module is used for acquiring the feedback signal output by the power amplifier;
a segmentation module, respectively connected to the first acquisition module and the second acquisition module, where N power segments are preset in the segmentation module, and the segmentation module is configured to sequentially divide the baseband signal and the feedback signal for each power segment, and generate a segment baseband signal and a segment feedback signal corresponding to each power segment;
a first configuration module, connected to the segmentation module, configured to configure a processing model corresponding to each power segment according to the segment feedback signal corresponding to each power segment;
the second configuration module is connected with the segmentation module and used for obtaining configuration parameters corresponding to each power section according to a section baseband signal and a section feedback signal corresponding to each power section;
the searching module is respectively connected with the first configuration module and the second configuration module and used for generating N levels of searching tables according to the processing models corresponding to the N power sections and the corresponding configuration parameters, and each level of searching tables respectively corresponds to one power section;
the processing module is respectively connected with the segmentation module and the search module and is used for sequentially generating predistortion signals corresponding to N power sections according to N baseband signals of the sections and the N-level search table, and combining and superposing the N predistortion signals to obtain a predistortion processing result;
the processing model in the first configuration module is a plurality of memory models respectively corresponding to each power section, and the plurality of memory models are sequentially configured with decreasing memory depths and cross terms from high to low according to the power sections;
in the second configuration module, the configuration parameters are predistortion coefficients and weighting values corresponding to the power section.
8. The system for digital predistortion processing for a communication system according to claim 7, wherein the segmentation module comprises:
a first segmentation unit, where N power segments are preset in the first segmentation unit, and the first segmentation unit is configured to sequentially divide the baseband signal according to each power segment and generate the segment baseband signal corresponding to each power segment;
and the second segmentation unit is connected with the first segmentation unit and used for carrying out amplitude phase alignment processing on the feedback signals according to the baseband signals, sequentially dividing the feedback signals subjected to alignment processing according to each power segment, and generating the segment feedback signals corresponding to each power segment.
9. The system for digital predistortion processing of a communication system according to claim 7, wherein said first configuration module comprises:
a first configuration unit, configured to determine, according to the segment feedback signal corresponding to each of the power segments, an operating state of the power amplifier corresponding to each of the power segments;
and the second configuration unit is connected with the first configuration unit and used for configuring the processing model corresponding to each power section according to the working state corresponding to each power section.
10. The system for digital predistortion processing of a communication system according to claim 7, wherein said second configuration module comprises:
the third configuration unit is configured to perform solution processing on the sector baseband signal and the sector feedback signal corresponding to each power sector to obtain a predistortion coefficient corresponding to each power sector;
a fourth configuration unit, wherein a weighted value corresponding to each power segment is preset in the fourth configuration unit, and is used for adjusting the weighted value according to the segment baseband signal and the segment feedback signal corresponding to each power segment.
11. The system for digital predistortion processing of a communication system according to claim 7, wherein the lookup module comprises:
the construction unit is used for constructing an N-level lookup table according to the processing models corresponding to the N power sections;
and the generating unit is used for acquiring specific numerical values in the N-level lookup table according to the configuration parameters corresponding to the N power sections.
12. The system for digital predistortion processing of a communication system according to claim 7, wherein the processing module comprises:
the first processing unit is used for multiplying each section baseband signal by each level of lookup table in the N levels of lookup tables in sequence and generating a predistortion signal corresponding to each power section in sequence;
and the second processing unit is connected with the first processing unit and sequentially combines and superposes the predistortion signals corresponding to each power section to obtain the predistortion processing result.
CN202110234999.6A 2021-03-03 2021-03-03 Method and system for digital predistortion processing of communication system Active CN113055323B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110234999.6A CN113055323B (en) 2021-03-03 2021-03-03 Method and system for digital predistortion processing of communication system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110234999.6A CN113055323B (en) 2021-03-03 2021-03-03 Method and system for digital predistortion processing of communication system

Publications (2)

Publication Number Publication Date
CN113055323A CN113055323A (en) 2021-06-29
CN113055323B true CN113055323B (en) 2022-08-02

Family

ID=76509674

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110234999.6A Active CN113055323B (en) 2021-03-03 2021-03-03 Method and system for digital predistortion processing of communication system

Country Status (1)

Country Link
CN (1) CN113055323B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116054758B (en) * 2023-03-29 2023-06-06 北京力通通信有限公司 Parameter updating method of piecewise linear digital predistortion model and predistortion system

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104883140A (en) * 2015-06-03 2015-09-02 中国科学院微电子研究所 Digital predistortion device based on broadband radio frequency power amplifier
CN108173795A (en) * 2016-12-07 2018-06-15 恩智浦美国有限公司 Segmented numerical pre-distortion arrangement and method

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7068101B2 (en) * 2003-07-03 2006-06-27 Icefyre Semiconductor Corporation Adaptive predistortion for a transmit system
CN101621305B (en) * 2008-06-30 2012-08-29 富士通株式会社 Base band predistortion device and method
CN102231620A (en) * 2010-09-06 2011-11-02 刘郁林 Power amplifier linearization method and device based on baseband digital predistortion technology
CN102014090B (en) * 2010-12-13 2015-05-13 中兴通讯股份有限公司 Digital predistortion method and device
CN102413085B (en) * 2011-10-12 2017-02-08 中兴通讯股份有限公司 Digital pre-distortion method and device
CN102594749A (en) * 2012-02-28 2012-07-18 中兴通讯股份有限公司 Digital pre-distortion processing method and device
CN103379067B (en) * 2012-04-26 2017-04-05 京信通信系统(中国)有限公司 Digital pre-distortion method and device during power fluctuation
KR101389880B1 (en) * 2012-10-31 2014-05-07 한국과학기술원 Apparatus and method for low cost implementation of adaptive digital predistortion algorithm using envelope detection feedback
CN106301235A (en) * 2016-05-20 2017-01-04 苏州能讯高能半导体有限公司 Method, device, chip and the circuit of a kind of signal of communication digital pre-distortion
CN106125547B (en) * 2016-06-16 2018-07-03 中国电子科技集团公司第三十八研究所 A kind of power amplifier nonlinear adaptive analogy method and system based on piecewise polynomial
CN109165456A (en) * 2018-04-28 2019-01-08 南京信息工程大学 A kind of linearization technique based on subsection curve drafting
CN110690866B (en) * 2018-07-04 2022-12-20 青岛海信移动通信技术股份有限公司 Processing method and device for reducing power consumption of power amplifier and terminal
CN109302156B (en) * 2018-09-28 2022-03-29 东南大学 Power amplifier dynamic linearization system based on pattern recognition and method thereof
CN111654243B (en) * 2019-03-04 2023-03-03 华为技术有限公司 Power amplification device, beam forming system, transmitter and base station
CN111010095B (en) * 2019-12-27 2021-11-09 湖南华诺星空电子技术有限公司 Broadband power amplifier linearization processing method and system of wireless communication system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104883140A (en) * 2015-06-03 2015-09-02 中国科学院微电子研究所 Digital predistortion device based on broadband radio frequency power amplifier
CN108173795A (en) * 2016-12-07 2018-06-15 恩智浦美国有限公司 Segmented numerical pre-distortion arrangement and method

Also Published As

Publication number Publication date
CN113055323A (en) 2021-06-29

Similar Documents

Publication Publication Date Title
CN102281221B (en) Nonlinear systematic distortion correction device and method
US11476809B2 (en) Polyphase digital signal predistortion in radio transmitter
CN103023842B (en) A kind of Multiband pre-distortion factor lookup table update method and system
US8787494B2 (en) Modeling digital predistorter
KR101389880B1 (en) Apparatus and method for low cost implementation of adaptive digital predistortion algorithm using envelope detection feedback
US20030184372A1 (en) Distortion compensating apparatus
CN113037226B (en) Digital predistortion design method and device based on adaptive step length clipping method
JP2014533017A (en) Processor with instruction set including user-defined nonlinear functions for digital predistortion (DPD) and other nonlinear applications
CN110765720B (en) Power amplifier predistortion method of complex-valued pipeline recurrent neural network model
CN104580044B (en) A kind of pre-distortion method and system
CN110414565B (en) Group Lasso-based neural network cutting method for power amplifier
CN113055323B (en) Method and system for digital predistortion processing of communication system
CN115278746A (en) Self-adaptive fast error correction digital predistortion method for 5G broadband power amplifier
CN115589209A (en) Method and system for compensating power amplifier distortion
CN109951412B (en) Method for suppressing signal cubic metric by deep neural network
JP5170259B2 (en) Distortion compensation circuit, transmitter, and distortion compensation method
US20050007193A1 (en) Power amplifying apparatus and method using pre-distortion and radio communication systen including the same apparatus
Hassani et al. A flexible method of LUT indexing in digital predistortion linearization of RF power amplifiers
CN112804171B (en) Multi-segment digital predistortion system and method based on support vector regression
JP2007208684A (en) Transmitter having distortion compensating function
CN113132279A (en) Pre-distortion processing method, device, equipment and storage medium
WO2016154933A1 (en) Digital pre-distortion correcting method and device
JP2010074723A (en) Predistorter
CN113162877B (en) Cascade digital predistortion correction method and system for communication system
CN111327382A (en) Channel simulation architecture with variable amplitude, time delay bandwidth and delay and method thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant