CN113050786A - Standby system and display equipment - Google Patents
Standby system and display equipment Download PDFInfo
- Publication number
- CN113050786A CN113050786A CN202110287293.6A CN202110287293A CN113050786A CN 113050786 A CN113050786 A CN 113050786A CN 202110287293 A CN202110287293 A CN 202110287293A CN 113050786 A CN113050786 A CN 113050786A
- Authority
- CN
- China
- Prior art keywords
- subsystem
- standby
- circuit
- isolation
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000002955 isolation Methods 0.000 claims abstract description 83
- 230000002262 irrigation Effects 0.000 claims abstract description 3
- 238000003973 irrigation Methods 0.000 claims abstract description 3
- 230000008054 signal transmission Effects 0.000 claims description 14
- 238000004891 communication Methods 0.000 claims description 6
- 239000003990 capacitor Substances 0.000 description 11
- 238000010586 diagram Methods 0.000 description 10
- 230000000694 effects Effects 0.000 description 9
- 238000000034 method Methods 0.000 description 8
- 230000006870 function Effects 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 2
- 238000001914 filtration Methods 0.000 description 2
- 230000002457 bidirectional effect Effects 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000002265 prevention Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/4401—Bootstrapping
- G06F9/4418—Suspend and resume; Hibernate and awake
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Security & Cryptography (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Logic Circuits (AREA)
- Liquid Crystal Display Device Control (AREA)
Abstract
The invention discloses a standby system and a display device, the standby system comprises: the system comprises a first subsystem, a second subsystem and an isolation circuit; wherein the first subsystem has a standby state and a working state; the second subsystem has a working state; the isolation circuit is connected between the signal end of the first subsystem and the signal end of the second subsystem, so that when the first subsystem is in a standby state, the reverse irrigation of the high level of the signal end of the second subsystem to the signal end of the first subsystem is cut off. The invention provides a standby system with low power consumption in standby and a display device.
Description
Technical Field
The present invention relates to the field of electronic technologies, and in particular, to a standby system and a display device.
Background
With the development of electronic technology, various intelligent devices are widely applied to various industries and scenes. However, in order to meet the function enrichment requirement of the intelligent device, a plurality of subsystems with different functions are often required to be integrated in the device. For example, in a smart display, circuitry for the display screen and circuitry for the operating system are integrated.
When a plurality of subsystems are integrated, there are cases where one of the subsystems is in a standby state and the other subsystems are still in an operating state. In this case, a technical problem of an increase in standby power consumption of the standby subsystem often occurs.
Disclosure of Invention
In view of the above, the present invention has been made to provide a standby-capable system and a display apparatus that overcome or at least partially solve the above problems.
In a first aspect, a standby system is provided, including:
the system comprises a first subsystem, a second subsystem and an isolation circuit; wherein the first subsystem has a standby state and a working state; the second subsystem has a working state;
the isolation circuit is connected between the signal end of the first subsystem and the signal end of the second subsystem, so that when the first subsystem is in a standby state, the reverse irrigation of the high level of the signal end of the second subsystem to the signal end of the first subsystem is cut off. Optionally, the isolation circuit includes: an isolation device and a first pull-up sub-circuit; the first end of the isolating device is connected with the signal end of the first subsystem, the second end of the isolating device is connected with the signal end of the second subsystem, and the isolating device is used for isolating an electric path from the signal end of the second subsystem to the signal end of the first subsystem when the first subsystem is in standby; the first pull-up sub-circuit is connected between the first end of the isolation device and the power supply end of the first subsystem, and is used for providing pull-up for the first end of the isolation device after the power supply end of the first subsystem is powered on.
Optionally, the isolation circuit further includes: and the filter sub-circuit is connected between the first end of the isolation device and the grounding end of the standby system and is used for reducing noise in signal transmission of the first subsystem and the second subsystem.
Optionally, the isolation device includes: and the grid electrode of the transistor is connected with the power supply end of the first subsystem, the source electrode of the transistor is the first end, and the drain electrode of the transistor is the second end.
Optionally, the transistor is an enhancement NMOS transistor.
Optionally, the isolation circuit further includes: and the second pull-up sub-circuit is connected between the second end of the isolation device and a power supply end of the second subsystem and is used for providing pull-up for the second end of the isolation device.
Optionally, the communication protocol of the first subsystem and the second subsystem is an integrated circuit bus protocol.
Optionally, the isolation device includes: and the anode of the diode is the first end, and the cathode of the diode is the second end.
Optionally, a communication protocol of the first subsystem and the second subsystem is a general input/output protocol.
Optionally, the standby system includes: two of the isolation circuits; the signal end of the first subsystem comprises a first serial data end and a first serial clock end, and the signal end of the second subsystem comprises a second serial data end and a second serial clock end; the two isolation circuits are respectively connected between the first serial data end and the second serial data end, and between the first serial clock end and the second serial clock end.
Optionally, the standby system further includes: and the configuration circuit is connected with the signal terminal of the second subsystem and is used for configuring the signal terminal of the second subsystem to be in a low level when the first subsystem is in a standby state.
In a second aspect, a display device is provided, which comprises the standby system of the first aspect.
Optionally, the first subsystem is a circuit system of an operating system, and the second subsystem is a circuit system of a display screen.
The technical scheme provided by the embodiment of the invention at least has the following technical effects or advantages:
according to the standby system and the display device provided by the embodiment of the invention, the isolation circuit is arranged between the signal ends of the two subsystems, and the electric path from the signal end of the second subsystem to the signal end of the first subsystem is cut off through the isolation circuit when the first subsystem is in standby, so that the reverse flow of high level to the first subsystem is avoided, and the technical effect of reducing the standby power consumption of the first subsystem is achieved.
The foregoing description is only an overview of the technical solutions of the present invention, and the embodiments of the present invention are described below in order to make the technical means of the present invention more clearly understood and to make the above and other objects, features, and advantages of the present invention more clearly understandable.
Drawings
Various other advantages and benefits will become apparent to those of ordinary skill in the art upon reading the following detailed description of the preferred embodiments. The drawings are only for purposes of illustrating the preferred embodiments and are not to be construed as limiting the invention. Also, like reference numerals are used to refer to like parts throughout the drawings. In the drawings:
FIG. 1 is a block diagram of a standby system according to an embodiment of the present invention;
FIG. 2 is a block diagram of an isolation circuit according to an embodiment of the present invention;
FIG. 3 is a block diagram of an isolation circuit in which the isolation device is a transistor in an embodiment of the present invention;
FIG. 4 is a first block diagram of two isolation circuits according to an embodiment of the present invention;
FIG. 5 is a block diagram of an isolation circuit in which the isolation device is a diode in an embodiment of the present invention;
FIG. 6 is a second block diagram of two isolation circuits according to an embodiment of the present invention;
fig. 7 is a structural diagram of a display device in an embodiment of the present invention.
Detailed Description
Exemplary embodiments of the present disclosure will be described in more detail below with reference to the accompanying drawings. While exemplary embodiments of the present disclosure are shown in the drawings, it should be understood that the present disclosure may be embodied in various forms and should not be limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the disclosure to those skilled in the art.
It can be understood that the standby state refers to that data in the current running state is stored in the memory, power is only supplied to the memory, and power supply to the components such as the hard disk, the screen, the CPU, the signal transmission circuit and the like is stopped. According to the research of the inventor, when any subsystem is in a standby state, the power supply of a circuit for performing signal transmission with other subsystems is turned off, and other subsystems are still in a working state, so that the voltage of the standby subsystem is reversely flowed by other subsystems through a signal transmission path, and the standby power consumption of the standby subsystem is increased. Namely, the inventor finds that the voltage of other subsystems is reversely flowed to be an important factor for causing the power consumption of the standby subsystem to increase. For example, in an intelligent display, when a circuit system of an operating system needs to be in a standby state, the power supply to the circuit system of the operating system is turned off by controlling a power supply chip through the circuit system of the display, so that the standby state of the operating system is realized, and the standby power consumption is reduced. However, the Circuit system of the display performs voltage backflow on the Circuit system of the operating system through a Circuit signal path of an Integrated Circuit bus protocol (I2C) and a Circuit signal path of a General-purpose input/output protocol (GPIO), thereby causing the standby power consumption to increase or even fail.
Accordingly, the present invention provides a system capable of standby, please refer to fig. 1, which is a structural diagram of a system capable of standby 01 in an embodiment of the present invention, including:
a first subsystem 10, a second subsystem 20 and an isolation circuit 30; wherein, the first subsystem 10 has a standby state and a working state; the second subsystem 20 has an operational status;
the isolation circuit 30 is connected between the signal terminal of the first subsystem 10 and the signal terminal of the second subsystem 20, so as to block the reverse flow of the high level of the second subsystem 20 to the first subsystem 10 when the first subsystem 10 is in a standby state.
When the first subsystem 10 is in standby, the isolating circuit 30 isolates the electrical path from the signal end of the second subsystem 20 to the signal end of the first subsystem 10, so that the reverse flow of high level to the first subsystem 10 is avoided, and the technical effect of reducing the standby power consumption of the first subsystem 10 is achieved.
The specific circuit structure and operation principle of the first subsystem 10, the second subsystem 20 and the isolation circuit 30 are further described below.
In an alternative embodiment, as shown in fig. 2, the isolation circuit 30 includes: isolating device 310 and first pull-up sub-circuit 320. The first end of the isolation device 310 is connected to the signal end of the first subsystem 10, and the second end of the isolation device 310 is connected to the signal end of the second subsystem 20, so as to block the electrical path from the signal end of the second subsystem 20 to the signal end of the first subsystem 10 when the first subsystem 10 is in standby. The first pull-up sub-circuit 320 is connected between the first end of the isolation device 310 and the power supply terminal VCC _ IO of the first subsystem 10, and configured to provide pull-up for the first end of the isolation device 310 after the power supply terminal VCC _ IO of the first subsystem 10 is powered on (i.e., the first subsystem 10 exits from the standby state and is in the normal operating state), so as to implement transmission of signals between the first subsystem 10 and the second subsystem 20.
The first pull-up sub-circuit 320 may be, without limitation, a pull-up resistor, a pull-up transistor, or other devices or circuits providing a pull-up function.
In an alternative embodiment, as shown in fig. 2, the isolation circuit 30 may further include a filter sub-circuit 330 connected between the first terminal of the isolation device 310 and the ground GND of the standby system for reducing noise in signal transmission of the first subsystem 10 and the second subsystem 20. The filtering sub-circuit 330 may be a filter capacitor, a filter, or other devices or circuits providing filtering functions, and is not limited herein.
In alternative embodiments, the isolation device 310 may be a transistor or a diode or other devices with a unidirectional conduction or switching characteristic. The transistor can be a depletion type NMOS transistor, a depletion type PMOS transistor, an enhancement type NMOS transistor or an enhancement type PMOS transistor, and only the power supply end connected with the grid electrode needs to be correspondingly adjusted, so that the limitation is not required. The transistor can achieve a better cut-off effect when being an enhanced NMOS transistor.
The following isolation circuit structure diagram shown in fig. 3 is provided by taking the first pull-up sub-circuit 320 as a pull-up resistor, the filter sub-circuit 330 as a filter capacitor, and the isolation device 310 as an enhanced NMOS transistor as an example:
as shown in fig. 3, the isolation device 310 is a first transistor Q1. The gate G of the first transistor Q1 is connected to the power supply terminal VCC _ IO of the first subsystem 10. The source S of the first transistor Q1 is a first terminal of the isolation device 310, which is connected to a signal terminal of the first subsystem 10. The drain D of the first transistor Q1 is the second terminal of the isolation device 310, which is connected to the signal terminal of the second subsystem 20.
The first pull-up sub-circuit 320 is a first pull-up resistor R1. The first pull-up resistor R1 is connected between the source S of the first transistor Q1 and the power supply terminal VCC _ IO of the first subsystem 10. The isolation circuit 30 may further include: and a second pull-up sub-circuit 340 connected between the second terminal of the isolation device 310 and the power supply terminal DVCC of the second subsystem 20 for providing a pull-up for the second terminal of the isolation device 310. The second pull-up sub-circuit 330 may be a pull-up resistor, a pull-up transistor, or other devices or circuits providing a pull-up function, and is not limited herein. The second pull-up sub-circuit 340 is a second pull-up resistor R2 in fig. 3.
The filter sub-circuit 330 is a first filter capacitor C1. The first filter capacitor C1 is connected between the source S of the first transistor Q1 and the ground GND.
When a transistor is used as the isolation device 310, the standby isolation principle of the isolation circuit 30 is as follows: when the first subsystem 10 is in standby mode, the power source terminal VCC _ IO is at 0 level, the gate G of the first transistor Q1 is at 0 level, and the source S of the first transistor Q1 is also at 0 level because it is connected to the signal terminal of the first subsystem 10. Since the gate G and the source S are both at 0 level, the first transistor Q1 is turned off, and the generated off impedance is very large, so the voltage of the drain D of the first transistor Q1 does not flow back to the source S, thereby blocking the back flow of the high level of the second subsystem 20 to the first subsystem 10, and effectively reducing the standby power consumption.
When a transistor is used as the isolation device 310, the signal transmission principle of the isolation circuit 30 is as follows: when the first subsystem 10 is operating normally, its power supply terminal VCC _ IO is at a high level. When the source S of the first transistor Q1 is low then Vgs of the first transistor Q1 is >0 and the first transistor Q1 is turned on so that the drain D of the first transistor Q1 is also low. When the source S of the first transistor Q1 is high and then Vgs of the first transistor Q1 is <0, the first transistor Q1 is non-conductive, the drain D of the first transistor Q1 is high due to the pull-up of the second pull-up resistor R2. Thereby realizing the signal transmission from the signal terminal of the first subsystem 10 to the signal terminal of the second subsystem 20. When the drain D of the first transistor Q1 is low, the source S of the first transistor Q1 is pulled low due to the parasitic diode of the first transistor Q1. When the drain D of the first transistor Q1 is high, the source S of the first transistor Q1 is high due to the pull-up of the first pull-up resistor R1. Thereby realizing the signal transmission from the signal terminal of the second subsystem 20 to the signal terminal of the first subsystem 10.
It can be seen that the transistor used as the isolation device 310 not only can implement the backward flow during standby, but also can implement the bidirectional signal transmission between the first subsystem 10 and the second subsystem 20. Therefore, the method is more suitable for the case where the communication protocol of the first subsystem 10 and the second subsystem 20 is I2C.
In a specific implementation, since the signal terminal between the two subsystems usually includes a data terminal and a clock terminal, two isolation circuits 30 may be provided, which are respectively connected between the data terminal and the clock terminal, so as to prevent backflow of the two lines. Specifically, as shown in fig. 4, the signal terminals of the first subsystem 10 include a first serial data terminal IICSDA _1 and a first serial clock terminal IICSCL _1, and the signal terminals of the second subsystem 20 include a second serial data terminal IICSDA _2 and a second serial clock terminal IICSCL _ 2. The two isolation circuits 30 are respectively connected between the first serial data terminal IICSDA _1 and the second serial data terminal IICSDA _2, and between the first serial clock terminal IICSCL _1 and the second serial clock terminal IICSCL _ 2.
The resistance values of the first pull-up resistor R1, the second pull-up resistor R2, the third pull-up resistor R3 and the fourth pull-up resistor R4 may be set according to the needs of each subsystem, for example, may be within 3k-5k ohms, which is not limited herein. The capacitance values of the first filter capacitor C1 and the second filter capacitor C2 may also be set according to the needs of each subsystem, for example, may be within 50-200 picofarads, and is not limited herein.
The following provides a structure diagram of the isolation circuit shown in fig. 5 by taking the first pull-up sub-circuit 320 as a pull-up resistor, the filter sub-circuit 330 as a filter capacitor, and the isolation device 310 as a diode as an example:
as shown in fig. 5, the isolation device 310 is a first diode D1. The positive electrode "+" of the first diode D1 is the first terminal of the isolation device 310, which is connected to the signal terminal of the first subsystem 10. The cathode "-" of the first diode D1 is the second terminal of the isolation device 310, and is connected to the signal terminal of the second subsystem 20.
The first pull-up sub-circuit 320 is a first pull-up resistor R1. The first pull-up resistor R1 is connected between the positive electrode "+" of the first diode D1 and the power supply terminal VCC _ IO of the first subsystem 10. The filter sub-circuit 330 is a first filter capacitor C1. The first filter capacitor C1 is connected between the positive electrode "+" of the first diode D1 and the ground GND.
When a diode is used as the isolation device 310, the standby isolation principle of the isolation circuit 30 is as follows: when the first subsystem 10 is in standby mode, the power supply terminal VCC _ IO is at 0 level, and the positive electrode "+" of the first diode D1 is at 0 level. And the diode has the characteristic that the diode can not be conducted in the reverse direction, the negative electrode "-" of the first diode D1 can not flow back to the positive electrode "+", so that the reverse flow of the high level of the second subsystem 20 to the first subsystem 10 is cut off, and the standby power consumption is effectively reduced.
When a diode is used as the isolation device 310, the signal transmission principle of the isolation circuit 30 is as follows: when the first subsystem 10 is operating normally, its power supply terminal VCC _ IO is at a high level. When the negative "-" of the first diode D1 is low, the first diode D1 is turned on, so that the positive "+" of the first diode D1 is also low. When the negative "-" of the first diode D1 is high, the first diode D1 is turned off, and the positive "+" of the first diode D1 is high due to the pull-up of the first pull-up resistor R1. Thereby realizing the signal transmission from the signal terminal of the second subsystem 20 to the signal terminal of the first subsystem 10.
It can be seen that the diode is used as the isolation device 310 to implement not only the backward flow during standby, but also the unidirectional signal transmission between the first subsystem 10 and the second subsystem 20. Therefore, the method is more suitable for the case that the communication protocol of the first subsystem 10 and the second subsystem 20 is GPIO.
In a specific implementation, since the signal terminal between the two subsystems usually includes a data terminal and a clock terminal, two isolation circuits 30 may be provided, which are respectively connected between the data terminal and the clock terminal, so as to prevent backflow of the two lines. Specifically, as shown in fig. 6, the signal terminal of the first subsystem 10 includes a first serial data terminal SDA _1 and a first serial clock terminal SCL _1, and the signal terminal of the second subsystem 20 includes a second serial data terminal SDA _2 and a second serial clock terminal SCL _ 2. The two isolation circuits 30 are respectively connected between the first serial data terminal SDA _1 and the second serial data terminal SDA _2, and between the first serial clock terminal SCL _1 and the second serial clock terminal SCL _ 2.
The resistance values of the first pull-up resistor R1 and the second pull-up resistor R2 may be set according to the needs of each subsystem, and may be, for example, within 3k-5k ohms, which is not limited herein. The capacitance values of the first filter capacitor C1 and the second filter capacitor C2 may also be set according to the needs of each subsystem, for example, may be within 50-200 picofarads, and is not limited herein.
In an alternative embodiment, the standby system further comprises: and the configuration circuit is connected with the signal end of the second subsystem 20 and is used for configuring the signal end of the second subsystem 20 to be at a low level when the first subsystem 10 is in a standby state so as to enhance the backflow prevention effect. The configuration circuit may be integrated into the second subsystem 20 (e.g., a controller of the second subsystem 20) or may be separately configured (e.g., a controller is separately configured), without limitation.
Based on the same inventive concept, an embodiment of the present invention further provides a display device, as shown in fig. 7, including the standby system 01. The same structure and advantageous effects as those of the standby system 01 provided as described above are also provided.
The first subsystem 10 may be a circuit system of an operating system, and the second subsystem 20 may be a circuit system of a display screen.
It should be noted that the display device may be: any product or component with a display function, such as a mobile phone, a liquid crystal panel, an OLED panel, electronic paper, a tablet computer, a television, a display, a notebook computer, a digital photo frame or a navigator, etc.
Since the standby system included in the display device according to the embodiment of the present invention has been described in the foregoing, based on the standby system described in the embodiment of the present invention, a person skilled in the art can understand the specific structure and effect principle of the display device, and thus details are not described herein again. All display devices including the standby system according to the embodiments of the present invention are within the scope of the present invention.
The technical scheme provided by the embodiment of the invention at least has the following technical effects or advantages:
an isolation circuit is arranged between the signal ends of the two subsystems, and when the first subsystem is in standby, the isolation circuit is used for isolating an electric path from the signal end of the second subsystem to the signal end of the first subsystem, so that the reverse flow of high level to the first subsystem is avoided, and the technical effect of reducing the standby power consumption of the first subsystem is achieved.
In the description provided herein, numerous specific details are set forth. It is understood, however, that embodiments of the invention may be practiced without these specific details. In some instances, well-known methods, structures and techniques have not been shown in detail in order not to obscure an understanding of this description.
Similarly, it should be appreciated that in the foregoing description of exemplary embodiments of the invention, various features of the invention are sometimes grouped together in a single embodiment, figure, or description thereof for the purpose of streamlining the disclosure and aiding in the understanding of one or more of the various inventive aspects. However, the disclosed method should not be interpreted as reflecting an intention that: that the invention as claimed requires more features than are expressly recited in each claim. Rather, as the following claims reflect, inventive aspects lie in less than all features of a single foregoing disclosed embodiment. Thus, the claims following the detailed description are hereby expressly incorporated into this detailed description, with each claim standing on its own as a separate embodiment of this invention.
Those skilled in the art will appreciate that the modules in the apparatus of an embodiment may be adaptively changed and disposed in one or more apparatuses other than the embodiment. The modules or units or components of the embodiments may be combined into one module or unit or component, and furthermore they may be divided into a plurality of sub-modules or sub-units or sub-components. All of the features disclosed in this specification (including any accompanying claims, abstract and drawings), and all of the processes or elements of any method or apparatus so disclosed, may be combined in any combination, except combinations where at least some of such features and/or processes or elements are mutually exclusive. Each feature disclosed in this specification (including any accompanying claims, abstract and drawings) may be replaced by alternative features serving the same, equivalent or similar purpose, unless expressly stated otherwise.
Furthermore, those skilled in the art will appreciate that while some embodiments herein include some features included in other embodiments, rather than other features, combinations of features of different embodiments are meant to be within the scope of the invention and form different embodiments. For example, in the following claims, any of the claimed embodiments may be used in any combination.
It should be noted that the above-mentioned embodiments illustrate rather than limit the invention, and that those skilled in the art will be able to design alternative embodiments without departing from the scope of the appended claims. In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. The word "comprising" does not exclude the presence of elements or steps not listed in a claim. The word "a" or "an" preceding an element does not exclude the presence of a plurality of such elements. The invention may be implemented by means of hardware comprising several distinct elements, and by means of a suitably programmed computer. In the unit claims enumerating several means, several of these means may be embodied by one and the same item of hardware. The usage of the words first, second and third, etcetera do not indicate any ordering. These words may be interpreted as names.
Claims (13)
1. A Standby system, comprising:
the system comprises a first subsystem, a second subsystem and an isolation circuit; wherein the first subsystem has a standby state and a working state; the second subsystem has a working state;
the isolation circuit is connected between the signal end of the first subsystem and the signal end of the second subsystem, so that when the first subsystem is in a standby state, the reverse irrigation of the high level of the signal end of the second subsystem to the signal end of the first subsystem is cut off.
2. The Standby system of claim 1, wherein the isolation circuit comprises:
an isolation device and a first pull-up sub-circuit;
the first end of the isolating device is connected with the signal end of the first subsystem, the second end of the isolating device is connected with the signal end of the second subsystem, and the isolating device is used for isolating an electric path from the signal end of the second subsystem to the signal end of the first subsystem when the first subsystem is in standby;
the first pull-up sub-circuit is connected between the first end of the isolation device and the power supply end of the first subsystem, and is used for providing pull-up for the first end of the isolation device after the power supply end of the first subsystem is powered on.
3. The Standby system of claim 2, wherein the isolation circuit further comprises:
and the filter sub-circuit is connected between the first end of the isolation device and the grounding end of the standby system and is used for reducing noise in signal transmission of the first subsystem and the second subsystem.
4. The standby-capable system of claim 2, wherein the isolation device comprises:
and the grid electrode of the transistor is connected with the power supply end of the first subsystem, the source electrode of the transistor is the first end, and the drain electrode of the transistor is the second end.
5. The standby system of claim 4 wherein said transistor is an enhancement mode NMOS transistor.
6. The Standby system of claim 4, wherein the isolation circuit further comprises:
and the second pull-up sub-circuit is connected between the second end of the isolation device and a power supply end of the second subsystem and is used for providing pull-up for the second end of the isolation device.
7. The Standby system of claim 4, wherein the communication protocol of the first subsystem and the second subsystem is an integrated circuit bus protocol.
8. The standby-capable system of claim 2, wherein the isolation device comprises:
and the anode of the diode is the first end, and the cathode of the diode is the second end.
9. The standby system of claim 8 wherein the communication protocol of the first subsystem and the second subsystem is a general purpose input output protocol.
10. The Standby system of claim 1, comprising:
two of the isolation circuits;
the signal end of the first subsystem comprises a first serial data end and a first serial clock end, and the signal end of the second subsystem comprises a second serial data end and a second serial clock end;
the two isolation circuits are respectively connected between the first serial data end and the second serial data end, and between the first serial clock end and the second serial clock end.
11. The Standby system of claim 1, further comprising:
and the configuration circuit is connected with the signal end of the second subsystem and is used for configuring the signal end of the second subsystem to be at a low level when the first subsystem is in standby.
12. A display device comprising the standby-capable system of any one of claims 1-11.
13. The display device of claim 12, wherein:
the first subsystem is a circuit system of an operating system, and the second subsystem is a circuit system of a display screen.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110287293.6A CN113050786A (en) | 2021-03-17 | 2021-03-17 | Standby system and display equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110287293.6A CN113050786A (en) | 2021-03-17 | 2021-03-17 | Standby system and display equipment |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN113050786A true CN113050786A (en) | 2021-06-29 |
Family
ID=76513307
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110287293.6A Pending CN113050786A (en) | 2021-03-17 | 2021-03-17 | Standby system and display equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113050786A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2023216853A1 (en) * | 2022-05-12 | 2023-11-16 | 比亚迪股份有限公司 | Controller and vehicle |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04307967A (en) * | 1991-04-05 | 1992-10-30 | Mitsubishi Electric Corp | Semiconductor device |
| CN101170780A (en) * | 2007-11-15 | 2008-04-30 | 中兴通讯股份有限公司 | Method and device for dual mode terminal to prevent from current backflow between two radio modules |
| CN204539304U (en) * | 2015-04-02 | 2015-08-05 | 深圳创维－Rgb电子有限公司 | Module and terminal equipment are filled with in a kind of overcurrent protection counnter attack |
| CN105704537A (en) * | 2016-03-28 | 2016-06-22 | 深圳市九洲电器有限公司 | Set-top-box resetting system and set-top-box |
| CN106786461A (en) * | 2016-12-29 | 2017-05-31 | 广东威创视讯科技股份有限公司 | A kind of voltage is counter to fill process circuit |
-
2021
- 2021-03-17 CN CN202110287293.6A patent/CN113050786A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04307967A (en) * | 1991-04-05 | 1992-10-30 | Mitsubishi Electric Corp | Semiconductor device |
| CN101170780A (en) * | 2007-11-15 | 2008-04-30 | 中兴通讯股份有限公司 | Method and device for dual mode terminal to prevent from current backflow between two radio modules |
| CN204539304U (en) * | 2015-04-02 | 2015-08-05 | 深圳创维－Rgb电子有限公司 | Module and terminal equipment are filled with in a kind of overcurrent protection counnter attack |
| CN105704537A (en) * | 2016-03-28 | 2016-06-22 | 深圳市九洲电器有限公司 | Set-top-box resetting system and set-top-box |
| CN106786461A (en) * | 2016-12-29 | 2017-05-31 | 广东威创视讯科技股份有限公司 | A kind of voltage is counter to fill process circuit |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2023216853A1 (en) * | 2022-05-12 | 2023-11-16 | 比亚迪股份有限公司 | Controller and vehicle |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7949886B2 (en) | Power supply system for motherboard | |
| US20110304363A1 (en) | Input/Output Driver with Controlled Transistor Voltages | |
| US9240400B2 (en) | Scheme to reduce stress of input/ output (IO) driver | |
| CN106878872B (en) | Peripheral circuit for eliminating noise signal | |
| WO2015133987A1 (en) | High voltage tolerant word-line driver | |
| CN107070444B (en) | Non-volatile ferroelectric logic with fine-grained power gating | |
| US9712167B2 (en) | Threshold voltage dependent power-gate driver | |
| CN106448539B (en) | Shift register unit and driving method thereof, grid driving circuit and display device | |
| CN113050786A (en) | Standby system and display equipment | |
| CN111149298A (en) | Protection circuit for decoupling low-voltage circuitry from high-voltage circuitry | |
| US7877619B2 (en) | Power mode control method and circuitry | |
| US20120267958A1 (en) | Current suppression circuit and electronic device employing the same | |
| CN214954954U (en) | Hot plug protection circuit and board card | |
| CN212380941U (en) | Overvoltage and surge protection circuit and electronic equipment | |
| US8230251B2 (en) | Time sequence control circuit | |
| US10693458B2 (en) | Switch circuit and method of operating the same | |
| CN110402547B (en) | Transmission line multiplexing device and electronic apparatus | |
| US10128248B1 (en) | Aging tolerant apparatus | |
| US20140380080A1 (en) | Energy-saving circuit for motherboard | |
| CN1906854A (en) | Circuit for auto-clamping input pins to a definite voltage during power-up or reset | |
| CN221056922U (en) | Hardware system for remote starting up of network | |
| CN111984103B (en) | Power supply control circuit and electronic device applying same | |
| US11405037B2 (en) | Driver circuit of voltage translator | |
| US8547772B2 (en) | Memory power supply circuit | |
| CN216286563U (en) | Power supply circuit and mainboard |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |