CN112947673A - Over-temperature protection circuit for low-power chip - Google Patents

Over-temperature protection circuit for low-power chip Download PDF

Info

Publication number
CN112947673A
CN112947673A CN202110332112.7A CN202110332112A CN112947673A CN 112947673 A CN112947673 A CN 112947673A CN 202110332112 A CN202110332112 A CN 202110332112A CN 112947673 A CN112947673 A CN 112947673A
Authority
CN
China
Prior art keywords
nmos
nmos transistor
voltage
operational amplifier
temperature
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202110332112.7A
Other languages
Chinese (zh)
Inventor
黄祥林
李富华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou University
Original Assignee
Suzhou University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou University filed Critical Suzhou University
Priority to CN202110332112.7A priority Critical patent/CN112947673A/en
Publication of CN112947673A publication Critical patent/CN112947673A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/26—Current mirrors
    • G05F3/262—Current mirrors using field-effect transistors only

Abstract

The invention provides an over-temperature protection circuit for a low-power chip, comprising: the power supply circuit comprises a first current mirror, a second current mirror, a third current mirror, NMOS tubes NM1, NM2, triodes Q1, NM3, an operational amplifier AMP, NMOS tubes NM4, NM5, NM6, NM7, an inverter INV1 and an inverter INV2, wherein the same-phase end of the operational amplifier AMP and the drain electrode of the NMOS tube NM1 are connected, the inverting end of the operational amplifier AMP is connected with the source electrode of the NM6, the voltage of the same-phase end of the operational amplifier AMP is the voltage with negative temperature correlation, the voltage of the inverting end is the voltage with positive temperature correlation, the output end of the operational amplifier AMP is connected with an inverter INV1, the inverter INV1 is connected with an inverter INV2 in series, the output signal VC _ N of the inverter INV1 is connected to the grid electrode of the NMOS tube NM2, the voltage of the non-inverting terminal and the voltage of the inverting terminal of the operational amplifier AMP are compared to each other, so that the output terminal of the operational amplifier AMP outputs a high level or a low level, therefore, the on-off states of the NMOS tube NM2 and the NMOS tube NM3 are changed, and the normal work of the chip is controlled or the chip is protected and closed.

Description

Over-temperature protection circuit for low-power chip
Technical Field
The invention relates to the field of integrated circuit design, in particular to an over-temperature protection circuit for a low-power chip.
Background
The over-temperature protection circuit of the chip is a commonly used protection circuit which always needs to be in an open state, if the chip continuously works in a high-temperature environment, the risk of burning the internal devices of the chip can be caused, so that the over-temperature protection circuit provides protection action when the temperature is too high, has a certain hysteresis function, and enables the chip to work normally again when the temperature is reduced to a safety value.
As shown in fig. 1, a conventional over-temperature protection circuit of a chip mirrors a path of temperature-negatively-dependent current (INTAT) through two resistors, thereby generating a temperature-negatively-dependent Voltage (VNTAT). The operational amplifier AMP used as a comparator is connected with a temperature-independent band-gap reference voltage (Vref) at the non-inverting terminal, and is connected with a voltage with a negative temperature coefficient at the inverting terminal, the output VC of the operational amplifier is connected with the grid terminal of the NMOS tube NM1, and meanwhile, VC is also used as an over-temperature protection signal. When the temperature is lower and no over-temperature occurs, Vref is less than VNTAT, VC is low level, NM1 is cut off, a resistor R1 is connected into a circuit, and the chip works normally; when the temperature continuously rises and exceeds the over-temperature point, Vref is greater than VNTAT, VC jumps from low level to high level, NM1 is conducted, resistor R1 is short-circuited, and the chip protection is closed. Since the resistor R1 is short-circuited, VC returns to low level only when the temperature drops to a value lower than the over-temperature point, so that the chip works normally again.
However, the over-temperature protection circuit of the chip in the prior art is not suitable for a low-power-consumption application environment, and in the low-power-consumption application, the current must be very small, and at this time, a relatively high voltage needs to be generated by flowing through a resistor, and the resistance value of the resistor must be very large, so that the area of the layout must be increased sharply.
In order to solve the problem that the layout area is inevitably overlarge if the over-temperature protection circuit in a low-power consumption application environment, namely a low-power consumption chip, is designed according to the prior art, the invention provides the over-temperature protection circuit which is simple in structure, extremely low in power consumption, free of resistance and capable of greatly reducing the layout area.
Disclosure of Invention
The invention aims to provide an over-temperature protection circuit for a low-power chip, which greatly reduces the layout area, and has a simple structure and extremely low power consumption.
An over-temperature protection circuit for a low power chip, comprising: the first current mirror, the second current mirror, the third current mirror, the NMOS NM1, the NMOS NM2, the transistor Q1, the NMOS NM3, the operational amplifier AMP, the NMOS NM4, the NMOS NM5, the NMOS NM6, the NMOS NM7, the inverter INV1, and the inverter INV2, the NMOS NM1 is connected in series with the NMOS NM2, the transistor Q1 is connected in series with the NMOS NM3, the NMOS NM1 and the NMOS NM2 are connected in parallel with the transistor Q1 and the NMOS NM3 and then connected in series with the first current mirror, the NMOS NM4 is connected in series with the NMOS NM5 and then connected in series with the second current mirror, the NMOS NM6 is connected in series with the NMOS NM7 and then connected in series with the third current mirror, the source of the NMOS NM7 is connected with the source of the NMOS NM4, the common phase terminal (VNTAT AMP) of the operational amplifier AMP and the drain NM1 are connected with the negative voltage of the common phase of the operational amplifier TAT 24, the common phase voltage of the operational amplifier TAT 6, the operational amplifier is the positive phase temperature of the common phase-related to the positive phase-temperature, the output end of the operational amplifier AMP is connected with an inverter INV1, an inverter INV1 is connected with an inverter INV2 in series, an output signal VC _ N of the inverter INV1 is transmitted to the grid electrode of an NMOS tube NM2, an output signal VC _ P of the inverter INV2 is transmitted to the grid electrode of an NMOS tube NM3, and the output end of the operational amplifier AMP is enabled to output high level or low level through comparing the voltage of the non-inverting end and the voltage of the inverting end of the operational amplifier AMP, so that the on-off state of the NMOS tube NM2 and the NMOS tube NM3 is changed, and the normal work of a chip or the protection of the.
In some embodiments, all MOS transistors are enhancement type MOS transistors.
Further, the NMOS transistor NM1, the NMOS transistor NM4, the NMOS transistor NM5, the NMOS transistor NM6, and the NMOS transistor NM7 operate in the sub-threshold region.
In some embodiments, the PMOS transistor PM1 and the PMOS transistor PM2 form a first current mirror of a cascode structure, the PMOS transistor PM3 and the PMOS transistor PM4 form a second current mirror of the cascode structure, the PMOS transistor PM5 and the PMOS transistor PM6 form a third current mirror of the cascode structure, which is used to improve the replication precision of the current mirrors, and gates of the first current mirror, the second current mirror, and the third current mirror are respectively connected to voltage biases of VB1 and VB2, so as to provide current biases for each branch.
Further, the gates of PMOS transistor PM1, PMOS transistor PM3, and PMOS transistor PM5 are biased at VB1, and the gates of PMOS transistor PM2, PMOS transistor PM4, and PMOS transistor PM6 are biased at VB 2.
Further, the ratio of the width-to-length ratio (current ratio) of the second current mirror to the third current mirror is 1: m, M > 0.
In some embodiments, the NMOS transistor NM2 and the NMOS transistor NM3 are NMOS transistors used as switching transistors, a control signal of the NMOS transistor NM2 is VC _ N, a control signal of the NMOS transistor NM3 is VC _ P, the NMOS transistor NM1 is connected to a diode structure, and the transistor Q1 is connected to a diode structure.
Further, the gate of the NMOS transistor NM1 is connected to the drain.
In some embodiments, the ratio of the width-to-length ratio of the NMOS transistor NM4 to the NMOS transistor NM5 is 1: k1, the ratio of the width-length ratio of the NMOS transistor NM6 to the NMOS transistor NM7 is 1: K2.
further, the gate of the NMOS transistor NM4 is connected to the drain, and the gate of the NMOS transistor NM6 is connected to the drain.
In some embodiments, the output signal VC _ N of the inverter INV1 and the output signal VC _ P of the inverter INV2 change the on/off states of the NMOS NM2 and NM3, respectively, to generate hysteresis, and are input to the digital circuit at the back end to provide over-temperature protection.
Further, when the temperature does not exceed the over-temperature point, the voltage of the inverting terminal of the comparison operational amplifier AMP is greater than the voltage of the inverting terminal, VNTAT > VPTAT, the output of the comparison operational amplifier AMP is at a high level, the output signal VC _ N of the inverter INV1 is at a low level, the output signal VC _ P of the inverter INV2 is at a high level, the NMOS 2 is turned off, the path where the NMOS NM1 is located is turned off, the NMOS NM3 is turned on, the transistor Q1 is connected to the circuit, and the chip operates normally.
Further, when the temperature rises to exceed an over-temperature point, the voltage of the in-phase end of the comparison operational amplifier AMP is smaller than the voltage of the out-phase end, VNTAT is smaller than VPTAT, the output of the comparison operational amplifier AMP jumps from high level to low level, the output signal VC _ N of the inverter INV1 jumps to high level, the output signal VC _ P of the inverter INV2 jumps to low level, the NMOS tube NM2 is conducted, the NMOS tube NM1 is connected into a circuit, the NMOS tube NM3 is cut off, the branch where the triode Q1 is located is broken, the over-temperature of the system is indicated, the protection action is triggered, and the chip is protected and closed.
Further, when the temperature drops to be lower than the over-temperature point, the signal VC _ N is at a low level, the signal VC _ P is at a high level, and the chip works normally again.
In some embodiments, the voltage of the source of the NMOS transistor NM7 and the source of the NMOS transistor NM4 is V1, the value of V1 is VGS5-VGS4, VGS5 is the voltage between the gate and the source of the NMOS transistor NM5, VGS4 is the voltage between the gate and the source of the NMOS transistor NM4, and the specific expression of V1 is S1:
Figure BDA0002996531930000031
wherein n is a sub-threshold slope correction factor, VTFor the thermal voltage, K1 is a value of the NMOS transistor NM4 compared with the width and length of the NMOS transistor NM5, I5 is a current flowing through the NMOS transistor NM5, and I4 is a current flowing through the NMOS transistor NM 4.
Similarly, an expression S2 of the voltage VNTAT at the non-inverting terminal of the comparison operational amplifier AMP and a calculation expression of the voltage VPTAT at the inverting terminal of the comparison operational amplifier AMP can be obtained.
Further, the expression of the voltage VPTAT at the inverting terminal of the comparison operational amplifier AMP is S2:
VPTAT＝nVTln(M*K1*K2) (S2)
wherein n is a sub-threshold slope correction factor, VTFor the thermal voltage, M is a value of the third current mirror compared with the width and length of the second current mirror, K1 is a value of the NMOS transistor NM4 compared with the width and length of the NMOS transistor NM5, and K2 is a value of the NMOS transistor NM6 compared with the width and length of the NMOS transistor NM 7.
Further, when the temperature does not exceed the over-temperature point, the voltage V of the non-inverting terminal of the operational amplifier AMP is comparedNTAT1VBE is the voltage between the emitter and base of transistor Q1.
Further, when the temperature rises to exceed the over-temperature point, the voltage V of the non-inverting terminal of the operational amplifier AMP is comparedNTAT2Is S3:
Figure BDA0002996531930000041
wherein, VGS1Is the voltage between the gate and the source of the NMOS transistor NM1, Vth1Is the threshold voltage of NMOS transistor NM1, and n is the sub-threshold slope correction factor，VTIs a thermal voltage, IDTherefore, the current flowing through the NMOS transistor NM1, W is the width of the conduction channel of the NMOS transistor NM1, L is the length of the conduction channel of the NMOS transistor NM1, μnFor electron mobility, COXIs the gate oxide capacitance per unit area of the NMOS transistor NM 1.
Further, as can be seen from expression S3, controlling the value of ID can control the magnitude of the hysteresis quantity, the larger ID, the larger hysteresis quantity, and the smaller ID, the smaller hysteresis quantity. Only when the temperature drops to be lower than the over-temperature point, VC returns to the low level, so that the chip works normally again.
Further, when the temperature continuously rises and does not exceed the over-temperature point TH, due to the cut-off of the NMOS transistor NM2 and the turn-on of the NMOS transistor NM3, the voltage VNTAT of the non-inverting terminal of the comparison operational amplifier AMP changes according to the expression of VNTAT1, the voltage value of VPTAT also increases with the rise of the temperature, and the chip normally operates; when the temperature continues to reach the over-temperature point TH, VPTAT VNTAT VT 1; if the temperature continues to rise, the output voltage of the comparison operational amplifier AMP jumps to a low level, and the voltage VNTAT of the in-phase end of the comparison operational amplifier AMP follows the expression of VNTAT2 due to the conduction of the NMOS transistor NM2 and the cut-off of the NMOS transistor NM3, and simultaneously, the over-temperature of the system is indicated, so that the chip performs corresponding protection action; only when the temperature drops to TL, the condition of VPTAT VNTAT VT2 can be satisfied, and only when the temperature drops to a level lower than TL, the output of the comparison operational amplifier AMP returns to the high level again, and the chip can operate normally again.
The over-temperature protection circuit for the low-power-consumption chip does not use a resistor, and the problem that the area of a resistor layout in the low-power-consumption chip is large is solved. Moreover, common MOS tubes and triodes are adopted, no special requirement is made on the temperature characteristic of the used bias current, no band-gap reference voltage is needed to be used as the input of the comparator, no special requirement is made on the used process, few devices are used, few circuit branches are needed, and the structure is simple. All the used currents in the circuit are nanoampere, the overall consumption of the circuit is very low, and the purpose of low power consumption is achieved. The temperature characteristics of the MOS tube VGS and the triode VBE working at the subthreshold value and the NMOS tube working at the subthreshold region are utilized to generate a voltage which is positively correlated with the temperature, and the low-power-consumption over-temperature protection and the hysteresis function are realized by combining the on-off of the switching tube.
Drawings
Fig. 1 is a circuit for over-temperature protection of a chip according to the prior art.
Fig. 2 is an over-temperature protection circuit for a low power consumption chip according to the present application.
Fig. 3 is a schematic diagram of an operating process of the over-temperature protection circuit for a low power consumption chip according to the present application.
Detailed Description
The following examples are described to aid in the understanding of the present invention. The examples are not intended to, and should not be construed in any way as, limiting the scope of the invention.
In the following description, those skilled in the art will recognize that components may be described throughout this discussion as separate functional units (which may include sub-units), but those skilled in the art will recognize that various components or portions thereof may be divided into separate components or may be integrated together (including being integrated within a single system or component).
Furthermore, connections between components or systems within the figures are not intended to be limited to direct connections. Rather, data between these components may be modified, reformatted, or otherwise changed by the intermediate components. Additionally, additional or fewer connections may be used. It should also be noted that the terms "coupled," "connected," or "input" should be understood to include direct connections, indirect connections through one or more intermediate devices, and wireless connections.
Example 1:
the over-temperature protection circuit for low power consumption chip, as shown in fig. 2-3, includes: the first current mirror, the second current mirror, the third current mirror, the NMOS NM1, the NMOS NM2, the transistor Q1, the NMOS NM3, the operational amplifier AMP, the NMOS NM4, the NMOS NM5, the NMOS NM6, the NMOS NM7, the inverter INV1, and the inverter INV2, the NMOS NM1 is connected in series with the NMOS NM2, the transistor Q1 is connected in series with the NMOS NM3, the NMOS NM1 and the NMOS NM2 are connected in parallel with the transistor Q1 and the NMOS NM3 and then connected in series with the first current mirror, the NMOS NM4 is connected in series with the NMOS NM5 and then connected in series with the second current mirror, the NMOS NM6 is connected in series with the NMOS NM7 and then connected in series with the third current mirror, the source of the NMOS NM7 is connected with the source of the NMOS NM4, the common phase terminal (VNTAT AMP) of the operational amplifier AMP and the drain NM1 are connected with the negative voltage of the common phase of the operational amplifier TAT 24, the common phase voltage of the operational amplifier TAT 6, the operational amplifier is the positive phase temperature of the common phase-related to the positive phase-temperature, the output end of the operational amplifier AMP is connected with an inverter INV1, an inverter INV1 is connected with an inverter INV2 in series, an output signal VC _ N of the inverter INV1 is transmitted to the grid electrode of an NMOS tube NM2, an output signal VC _ P of the inverter INV2 is transmitted to the grid electrode of an NMOS tube NM3, and the output end of the operational amplifier AMP is enabled to output high level or low level through comparing the voltage of the non-inverting end and the voltage of the inverting end of the operational amplifier AMP, so that the on-off state of the NMOS tube NM2 and the NMOS tube NM3 is changed, and the normal work of a chip or the protection of the.
The NMOS transistor NM2 and the NMOS transistor NM3 are NMOS transistors used as switching transistors, a control signal of the NMOS transistor NM2 is VC _ N, a control signal of the NMOS transistor NM3 is VC _ P, the NMOS transistor NM1 is connected to form a diode structure, and the transistor Q1 is connected to form a diode structure. The gate of the NMOS transistor NM1 is connected to the drain. The ratio of the width-to-length ratio of the NMOS NM4 to the NMOS NM5 is 1: k1, the ratio of the width-length ratio of the NMOS transistor NM6 to the NMOS transistor NM7 is 1: K2. the gate of the NMOS transistor NM4 is connected to the drain, and the gate of the NMOS transistor NM6 is connected to the drain.
The output signal VC _ N of the inverter INV1 and the output signal VC _ P of the inverter INV2 respectively change the on/off states of the NMOS transistor NM2 and NM3 to generate hysteresis, and are simultaneously input to the digital circuit at the rear end to provide over-temperature protection. When the temperature does not exceed the over-temperature point, the voltage of the inverting end of the comparison operational amplifier AMP is larger than the voltage of the inverting end, VNTAT is larger than VPTAT, the output of the comparison operational amplifier AMP is high level, the output signal VC _ N of the inverter INV1 is low level, the output signal VC _ P of the inverter INV2 is high level, the NMOS tube NM2 is cut off, the circuit where the NMOS tube NM1 is located is disconnected, the NMOS tube NM3 is connected, the triode Q1 is connected into the circuit, and the chip works normally. When the temperature rises to exceed an over-temperature point, the voltage of the in-phase end of the comparison operational amplifier AMP is smaller than the voltage of the out-phase end, VNTAT is smaller than VPTAT, the output of the comparison operational amplifier AMP jumps from high level to low level, the output signal VC _ N of the inverter INV1 jumps to high level, the output signal VC _ P of the inverter INV2 jumps to low level, the NMOS tube NM2 is conducted, the NMOS tube NM1 is connected into a circuit, the NMOS tube NM3 is cut off, the branch where the triode Q1 is located is broken, the over-temperature of the system is indicated, the protection action is triggered, and the chip is protected and closed. When the temperature is reduced to be lower than the over-temperature point, the signal VC _ N is at a low level, the signal VC _ P is at a high level, and the chip works normally again.
The voltage between the source of the NMOS transistor NM7 and the source of the NMOS transistor NM4 is V1, the value of V1 is VGS5-VGS4, VGS5 is the voltage of the gate and the source of the NMOS transistor NM5, VGS4 is the voltage of the gate and the source of the NMOS transistor NM5, and the specific expression of V1 is S1:
Figure BDA0002996531930000071
wherein n is a sub-threshold slope correction factor, VTFor the thermal voltage, K1 is a value of the NMOS transistor NM4 compared with the width and length of the NMOS transistor NM5, I5 is a current flowing through the NMOS transistor NM5, and I4 is a current flowing through the NMOS transistor NM 4. An expression S2 for the voltage VNTAT at the non-inverting terminal of the comparison operational amplifier AMP and a calculation expression for the voltage VPTAT at the inverting terminal of the comparison operational amplifier AMP can be found.
The expression of the voltage VPTAT at the inverting terminal of the comparison operational amplifier AMP is S2:
VPTAT＝nVTln(M*K1*K2) (S2)
wherein n is a sub-threshold slope correction factor, VTFor the thermal voltage, M is a value of the third current mirror compared with the width and length of the second current mirror, K1 is a value of the NMOS transistor NM4 compared with the width and length of the NMOS transistor NM5, and K2 is a value of the NMOS transistor NM6 compared with the width and length of the NMOS transistor NM 7.
When the temperature does not exceed the over-temperature point, comparing the voltage V of the non-inverting terminal of the operational amplifier AMPNTAT1VBE is the voltage between the emitter and base of transistor Q1. When the temperature rises aboveComparing the voltage V of the non-inverting terminal of the operational amplifier AMP at the over-temperature pointNTAT2Is S3:
Figure BDA0002996531930000072
wherein, VGS1Is the voltage between the gate and the source of the NMOS transistor NM1, Vth1Is the threshold voltage of NMOS transistor NM1, n is the sub-threshold slope correction factor, VTIs a thermal voltage, IDTherefore, the current flowing through the NMOS transistor NM1, W is the width of the conduction channel of the NMOS transistor NM1, L is the length of the conduction channel of the NMOS transistor NM1, μnFor electron mobility, COXIs the gate oxide capacitance per unit area of the NMOS transistor NM 1. As can be seen from expression S3, controlling the value of ID can control the magnitude of the hysteresis amount, with the larger the ID, the larger the hysteresis amount, and the smaller the ID, the smaller the hysteresis amount. Only when the temperature drops to be lower than the over-temperature point, VC returns to the low level, so that the chip works normally again.
When the temperature continuously rises and does not exceed the over-temperature point TH, the voltage VNTAT of the non-inverting end of the comparison operational amplifier AMP follows the expression of VNTAT1 due to the cut-off of the NMOS transistor NM2 and the turn-on of the NMOS transistor NM3, the voltage value of VPTAT is increased along with the rise of the temperature, and the chip normally works; when the temperature continues to reach the over-temperature point TH, VPTAT VNTAT VT 1; if the temperature continues to rise, the output voltage of the comparison operational amplifier AMP jumps to a low level, and the voltage VNTAT of the in-phase end of the comparison operational amplifier AMP follows the expression of VNTAT2 due to the conduction of the NMOS transistor NM2 and the cut-off of the NMOS transistor NM3, and simultaneously, the over-temperature of the system is indicated, so that the chip performs corresponding protection action; only when the temperature drops to TL, the condition of VPTAT VNTAT VT2 can be satisfied, and only when the temperature drops to a level lower than TL, the output of the comparison operational amplifier AMP returns to the high level again, and the chip can operate normally again.
All the MOS tubes are enhancement type MOS tubes. The NMOS transistor NM1, the NMOS transistor NM4, the NMOS transistor NM5, the NMOS transistor NM6 and the NMOS transistor NM7 work in a subthreshold region. The PMOS tube PM1 and the PMOS tube PM2 form a first current mirror of a cascode structure, the PMOS tube PM3 and the PMOS tube PM4 form a second current mirror of the cascode structure, the PMOS tube PM5 and the PMOS tube PM6 form a third current mirror of the cascode structure, the third current mirror is used for improving the replication precision of the current mirrors, and the grids of the first current mirror, the second current mirror and the third current mirror are respectively connected to voltage biases of VB1 and VB2 to provide current biases for each branch. The gates of the PMOS transistor PM1, the PMOS transistor PM3 and the PMOS transistor PM5 are connected to the voltage bias of VB1, and the gates of the PMOS transistor PM2, the PMOS transistor PM4 and the PMOS transistor PM6 are connected to the voltage bias of VB 2. The ratio of the width-to-length ratio (current ratio) of the second current mirror to the third current mirror is 1: m, M > 0.
The over-temperature protection circuit for the low-power-consumption chip does not use a resistor, and the problem that the area of a resistor layout in the low-power-consumption chip is large is solved. Moreover, common MOS tubes and triodes are adopted, no special requirement is made on the temperature characteristic of the used bias current, no band-gap reference voltage is needed to be used as the input of the comparator, no special requirement is made on the used process, few devices are used, few circuit branches are needed, and the structure is simple. All the used currents in the circuit are nanoampere, the overall consumption of the circuit is very low, and the purpose of low power consumption is achieved. The temperature characteristics of a VGS (voltage gradient switching) tube and a VBE (voltage source element) tube working at a subthreshold value and an NMOS (N-channel metal oxide semiconductor) tube working at a subthreshold region are utilized to generate a PTAT (proportional to integral) voltage, and the low-power-consumption over-temperature protection and hysteresis functions are realized by combining the on-off of a switching tube.
While various aspects and embodiments have been disclosed herein, it will be apparent to those skilled in the art that other aspects and embodiments can be made without departing from the spirit of the disclosure, and that several modifications and improvements can be made without departing from the spirit of the disclosure. The various aspects and embodiments disclosed herein are presented by way of example only and are not intended to limit the present disclosure, which is to be controlled in the spirit and scope of the appended claims.

Claims (10)

1. An over-temperature protection circuit for a low power consumption chip, comprising: the first current mirror, the second current mirror, the third current mirror, the NMOS NM1, the NMOS NM2, the transistor Q1, the NMOS NM3, the operational amplifier AMP, the NMOS NM4, the NMOS NM5, the NMOS NM6, the NMOS NM7, the inverter INV1 and the inverter INV2, the NMOS NM1 is connected in series with the NMOS NM2, the transistor Q1 is connected in series with the NMOS NM3, the NMOS NM1 and the NMOS NM2 are connected in parallel with the transistor Q1 and the NMOS NM3 and then connected in series with the first current mirror, the NMOS NM4 is connected in series with the NMOS NM5 and then connected in series with the second current mirror, the NMOS NM6 is connected in series with the NMOS NM7 and then connected in series with the third current mirror, the source of the NMOS NM7 is connected with the source of the NMOS NM4, the same phase terminal of the operational amplifier AMP 1 is connected with the drain of the NMOS NM1, the negative voltage of the operational amplifier NM6, the operational amplifier AMP is connected with the negative temperature of the same phase voltage, and the operational amplifier is positive phase temperature of the operational amplifier, the output end of the operational amplifier AMP is connected with an inverter INV1, an inverter INV1 is connected with an inverter INV2 in series, an output signal VC _ N of the inverter INV1 is transmitted to the grid electrode of an NMOS tube NM2, an output signal VC _ P of the inverter INV2 is transmitted to the grid electrode of an NMOS tube NM3, and the output end of the operational amplifier AMP is enabled to output high level or low level through comparing the voltage of the non-inverting end and the voltage of the inverting end of the operational amplifier AMP, so that the on-off state of the NMOS tube NM2 and the NMOS tube NM3 is changed, and the normal work of a chip or the protection of the chip.
2. The over-temperature protection circuit for a low power consumption chip according to claim 1, comprising one or more features selected from the group consisting of:
(a) all the MOS tubes are enhancement type MOS tubes;
(b) the NMOS transistor NM1, the NMOS transistor NM4, the NMOS transistor NM5, the NMOS transistor NM6 and the NMOS transistor NM7 work in a subthreshold region;
(c) the PMOS tube PM1 and the PMOS tube PM2 form a first current mirror of a cascode structure, the PMOS tube PM3 and the PMOS tube PM4 form a second current mirror of the cascode structure, the PMOS tube PM5 and the PMOS tube PM6 form a third current mirror of the cascode structure, the third current mirror is used for improving the replication precision of the current mirrors, and the grids of the first current mirror, the second current mirror and the third current mirror are respectively connected to voltage biases of VB1 and VB2 to provide current biases for each branch;
(d) the ratio of the width-to-length ratio of the second current mirror to the third current mirror is 1: m, M > 0;
(e) the NMOS tube NM2 and NM3 are NMOS tubes used as switching tubes, a control signal of the NMOS tube NM2 is VC _ N, a control signal of the NMOS tube NM3 is VC _ P, the NMOS tube NM1 is connected into a diode structure, the triode Q1 is connected into a diode structure, and a grid electrode of the NMOS tube NM1 is connected with a drain electrode;
(f) the ratio of the width-to-length ratio of the NMOS NM4 to the NMOS NM5 is 1: k1, the ratio of the width-length ratio of the NMOS transistor NM6 to the NMOS transistor NM7 is 1: k2, the grid of NMOS transistor NM4 is connected with the drain, and the grid of NMOS transistor NM6 is connected with the drain.
3. The over-temperature protection circuit for low power consumption chip of claim 1, wherein the output signal VC _ N of the inverter INV1 and the output signal VC _ P of the inverter INV2 change the on/off status of the NMOS transistor NM2 and NM3, respectively, to generate hysteresis, and are inputted to the digital circuit at the rear end to provide over-temperature protection.
4. The over-temperature protection circuit for low power consumption chip of claim 3, wherein when the temperature does not exceed the over-temperature point, the voltage of the inverting terminal of the comparison operational amplifier AMP is greater than the voltage of the inverting terminal, VNTAT > VPTAT, the output of the comparison operational amplifier AMP is high, the output signal VC _ N of the inverter INV1 is low, the output signal VC _ P of the inverter INV2 is high, the NMOS transistor NM2 is turned off, the NMOS transistor NM1 is turned off, the NMOS transistor NM3 is turned on, the transistor Q1 is connected to the circuit, and the chip operates normally.
5. The over-temperature protection circuit for the low power consumption chip as claimed in claim 3, wherein when the temperature rises above the over-temperature point, the voltage of the non-inverting terminal of the comparison operational amplifier AMP is less than the voltage of the inverting terminal, VNTAT < VPTAT, the output of the comparison operational amplifier AMP jumps from high level to low level, the output signal VC _ N of the inverter INV1 jumps to high level, the output signal VC _ P of the inverter INV2 jumps to low level, the NMOS transistor NM2 is turned on, the NMOS transistor NM1 is connected to the circuit, the NMOS transistor NM3 is cut off, the branch of the transistor Q1 is broken, thereby indicating the over-temperature of the system, and triggering the protection action, the chip is protected and is closed; when the temperature is reduced to be lower than the over-temperature point, the signal VC _ N is at a low level, the signal VC _ P is at a high level, and the chip works normally again.
6. The over-temperature protection circuit for the low power consumption chip of claim 1, wherein the voltage of the source of the NMOS transistor NM7 and the source of the NMOS transistor NM4 is V1, the value of V1 is VGS5-VGS4, VGS5 is the voltage between the gate and the source of the NMOS transistor NM5, VGS4 is the voltage between the gate and the source of the NMOS transistor NM4, and the specific expression of V1 is S1:
Figure FDA0002996531920000021
wherein n is a sub-threshold slope correction factor, VTFor the thermal voltage, K1 is a value of the NMOS transistor NM4 compared with the width and length of the NMOS transistor NM5, I5 is a current flowing through the NMOS transistor NM5, and I4 is a current flowing through the NMOS transistor NM 4.
7. The over-temperature protection circuit for a low power consumption chip according to claim 1, wherein the expression of the voltage VPTAT at the inverting terminal of the comparison operational amplifier AMP is S2:
VPTAT＝nVTln(M*K1*K2) (S2)
wherein n is a sub-threshold slope correction factor, VTFor the thermal voltage, M is a value of the third current mirror compared with the width and length of the second current mirror, K1 is a value of the NMOS transistor NM4 compared with the width and length of the NMOS transistor NM5, and K2 is a value of the NMOS transistor NM6 compared with the width and length of the NMOS transistor NM 7.
8. The over-temperature protection circuit for a low power consumption chip according to claim 1, wherein the comparison operational amplifier AMP non-inverting terminal voltage V is compared when the temperature does not exceed the over-temperature pointNTAT1VBE is the voltage between the emitter and base of transistor Q1.
9. The over-temperature protection circuit for low power consumption chip of claim 1, wherein the comparison operational amplifier AMP non-inverting terminal voltage V is compared when the temperature rises above the over-temperature pointNTAT2Is S3:
Figure FDA0002996531920000031
wherein, VGS1Is the voltage between the gate and the source of the NMOS transistor NM1, Vth1Is the threshold voltage of NMOS transistor NM1, n is the sub-threshold slope correction factor, VTIs a thermal voltage, IDTherefore, the current flowing through the NMOS transistor NM1, W is the width of the conduction channel of the NMOS transistor NM1, L is the length of the conduction channel of the NMOS transistor NM1, μnFor electron mobility, COXIs the gate oxide capacitance per unit area of the NMOS transistor NM 1.
10. The over-temperature protection circuit for the low power consumption chip as claimed in claim 9, wherein the value of ID is controlled to control the magnitude of the hysteresis, the larger the ID, the larger the hysteresis, and the smaller the ID, the smaller the hysteresis; only when the temperature drops to be lower than the over-temperature point, VC returns to the low level, so that the chip works normally again.
CN202110332112.7A 2021-03-29 2021-03-29 Over-temperature protection circuit for low-power chip Pending CN112947673A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110332112.7A CN112947673A (en) 2021-03-29 2021-03-29 Over-temperature protection circuit for low-power chip

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110332112.7A CN112947673A (en) 2021-03-29 2021-03-29 Over-temperature protection circuit for low-power chip

Publications (1)

Publication Number Publication Date
CN112947673A true CN112947673A (en) 2021-06-11

Family

ID=76227157

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110332112.7A Pending CN112947673A (en) 2021-03-29 2021-03-29 Over-temperature protection circuit for low-power chip

Country Status (1)

Country Link
CN (1) CN112947673A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113595371A (en) * 2021-07-28 2021-11-02 深圳市长运通半导体技术有限公司 Adjustable over-temperature protection integrated circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113595371A (en) * 2021-07-28 2021-11-02 深圳市长运通半导体技术有限公司 Adjustable over-temperature protection integrated circuit

Similar Documents

Publication Publication Date Title
CN109725672B (en) Band gap reference circuit and high-order temperature compensation method
CN214335582U (en) Over-temperature protection circuit for low-power chip
CN111711172B (en) Undervoltage protection circuit with ultralow power consumption
US11966245B2 (en) Voltage reference source circuit and low power consumption power supply system
JP2008108009A (en) Reference voltage generation circuit
JPH06224648A (en) Reference-voltage generating circuit using cmos transistor circuit
CN111625043B (en) Adjustable ultra-low power consumption full CMOS reference voltage current generation circuit
US11139801B2 (en) Power-on reset circuit
CN112068631B (en) Anti-interference excess temperature protection circuit of low-power consumption
CN112764450B (en) Reference voltage source circuit and low dropout regulator
CN109491433B (en) Reference voltage source circuit structure suitable for image sensor
CN112859998A (en) Over-temperature protection circuit of low-power chip
CN214674306U (en) Undervoltage protection circuit of low-power chip
CN112947673A (en) Over-temperature protection circuit for low-power chip
Camacho-Galeano et al. Temperature performance of sub-1V ultra-low power current sources
CN113054620B (en) Undervoltage protection circuit of low-power consumption chip
CN113296571B (en) Reference voltage source circuit
CN214474691U (en) Over-temperature protection circuit of low-power chip
US20190146533A1 (en) Linear voltage regulator for low-power digital circuit of chip
US20210242772A1 (en) Reference current source circuit
CN113625819A (en) High-performance reference voltage source with low temperature drift coefficient
CN215067926U (en) Low-power consumption voltage reference circuit
CN113359942A (en) Low-power consumption voltage reference circuit
CN106855586B (en) Low-voltage detection circuit
CN116505925B (en) Low-power-consumption power-on and power-off reset circuit with temperature compensation function and reset device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination