CN112865799A - Sigma-delta ADC modulator for optimizing current steering DAC and electronic equipment - Google Patents
Sigma-delta ADC modulator for optimizing current steering DAC and electronic equipment Download PDFInfo
- Publication number
- CN112865799A CN112865799A CN202011633567.4A CN202011633567A CN112865799A CN 112865799 A CN112865799 A CN 112865799A CN 202011633567 A CN202011633567 A CN 202011633567A CN 112865799 A CN112865799 A CN 112865799A
- Authority
- CN
- China
- Prior art keywords
- transistor
- resistor
- current steering
- steering dac
- sigma
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000003990 capacitor Substances 0.000 claims description 51
- 238000004891 communication Methods 0.000 claims description 3
- 230000009291 secondary effect Effects 0.000 abstract description 2
- 230000001105 regulatory effect Effects 0.000 description 23
- 238000010586 diagram Methods 0.000 description 6
- 230000009286 beneficial effect Effects 0.000 description 5
- 230000000694 effects Effects 0.000 description 4
- 230000003750 conditioning effect Effects 0.000 description 3
- 238000011161 development Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 2
- 238000011160 research Methods 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 230000003321 amplification Effects 0.000 description 1
- 230000001276 controlling effect Effects 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000009499 grossing Methods 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000010363 phase shift Effects 0.000 description 1
- 230000001737 promoting effect Effects 0.000 description 1
- 238000013139 quantization Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/50—Analogue/digital converters with intermediate conversion to time interval
- H03M1/54—Input signal sampled and held with linear return to datum
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Abstract
The invention provides a sigma-delta ADC modulator and electronic equipment for optimizing a current steering DAC, which comprise the current steering DAC, wherein the current steering DAC comprises a cascode circuit, a second resistor and a second adjusting module, the cascode circuit comprises a twelfth transistor, the source electrode of the twelfth transistor is connected with the first end of the second resistor, the second end of the second resistor is grounded, and the second adjusting module is connected with the second resistor in parallel. Therefore, the second adjusting module and the second resistor form a filter network, the linearity of the current steering DAC is improved, the area cost of the circuit is reduced, the influence of high-frequency stray signals and noise is also inhibited, higher resistance to ground is provided, and the resistance of the current steering DAC to the secondary effect of the transistor is optimized. The electronic device includes a memory for storing one or more programs and a microprocessor that executes the one or more programs to control the sigma-delta ADC modulator of the optimized current steering DAC.
Description
[ technical field ] A method for producing a semiconductor device
The invention relates to the technical field of integrated circuits, in particular to a sigma-delta ADC modulator for optimizing a current steering DAC and electronic equipment.
[ background of the invention ]
The innovation is a key word for the high-quality development of Chinese economy, a new round of technological revolution and industrial revolution are accelerating to evolve in the face of large environments at home and abroad, the self-strength of the technology becomes a supporting point for promoting the development, and the innovation of solving the neck clamping problem becomes more important.
In the field of electronic technology, Analog-to-Digital converters (ADCs) have become an indispensable medium in the real world and the Digital world, and especially in a communication system, the ADCs are important modules connecting an Analog module and a Digital baseband, and the performance requirements thereof are continuously increasing with the development of the communication system. By adopting oversampling and noise shaping technologies, the Sigma-delta ADC has the advantages of simple structure, low dependence on element matching degree and the like, has the performance of low power consumption and high signal-to-noise ratio, is convenient to integrate with a digital circuit, and becomes an important research direction for ADC design.
The prior art Sigma-delta ADC system includes a multi-stage integrator, a quantizer, a correction module, and a delay DAC module, which are electrically connected, mainly adopts an oversampling technique to sample signals, and passes through a modulator to make quantization noise distribution wider, and output a data bit stream of one bit. Most of the internal circuit structures of the integrator adopt an Operational Amplifier (OTA) and a current steering Digital-to-Analog Converter (DAC) which are folded sleeve type. Research shows that the current steering DAC is directly controlled by digital output of the sigma-delta ADC, current fluctuation on the DAC can be caused by switching of a switch and fluctuation of a common mode level, current linearity is low due to insufficient output impedance, meanwhile, the frequency of the ADC is always high, and the frequency of a stray signal introduced into the DAC is also high, so that the influence of high-frequency stray signals and noise is caused.
Therefore, there is a need to provide a sigma-delta ADC modulator and an electronic device that optimize a current steering DAC to solve the problems of the prior art.
[ summary of the invention ]
In order to solve the above technical problems, an object of the present invention is to provide a sigma-delta ADC modulator and an electronic device that optimize a current steering DAC.
The technical scheme of the invention is as follows: a sigma-delta ADC modulator optimizing a current steering DAC comprises a current steering DAC, the current steering DAC comprises a cascode circuit, at least one transistor is included in the cascode circuit, the current steering DAC further comprises a second resistor and a second adjusting module, the cascode circuit comprises a twelfth transistor, the source electrode of the twelfth transistor is connected with the first end of the second resistor, the second end of the second resistor is grounded, and the second adjusting module is connected with the second resistor in parallel.
In some embodiments, the second adjusting module includes at least one adjusting capacitor, a first end of the adjusting capacitor is connected to both the source of the twelfth transistor and a first end of the second resistor, and a second end of the adjusting capacitor and a second end of the second resistor are connected to ground to form a parallel connection.
In some embodiments, the second adjusting module includes a third adjusting capacitor, a first end of the third adjusting capacitor is connected to the source of the twelfth transistor and the first end of the second resistor, and a second end of the third adjusting capacitor and the second end of the second resistor are grounded and connected in parallel.
In some embodiments, the cascode circuit includes a thirteenth transistor, a source of the thirteenth transistor and a drain of the twelfth transistor being connected.
In some embodiments, the twelfth transistor and the thirteenth transistor are both NMOS transistors.
An electronic device comprising a memory for storing one or more programs and a microprocessor executing the one or more programs to control the sigma-delta ADC modulator of the optimized current steering DAC.
Compared with the prior art, the invention has the beneficial effects that:
1. the current steering DAC comprises a cascode circuit which comprises at least one transistor, the current steering DAC further comprises a second resistor and a second adjusting module, the cascode circuit comprises a twelfth transistor, the source electrode of the twelfth transistor is connected with the first end of the second resistor, the second end of the second resistor is grounded, and the second adjusting module is connected with the second resistor in parallel. The second adjusting module comprises at least one adjusting capacitor, and the adjusting capacitors are connected with the second resistor in parallel. Specifically, the second adjusting module comprises a third adjusting capacitor, a first end of the third adjusting capacitor is connected with the source electrode of the twelfth transistor, and a second end of the third adjusting capacitor is grounded. Therefore, the second adjusting module and the second resistor form a filter network, the linearity of the current steering DAC is improved, the area cost of the circuit is reduced, and the influence of high-frequency stray signals and noise is also inhibited. In addition, a high impedance to ground is provided, and the resistance of the current steering DAC to the second-order effect of the transistor is optimized.
2. An electronic device comprising a memory for storing one or more programs and a microprocessor executing the one or more programs to control the sigma-delta ADC modulator of the optimized current steering DAC. Therefore, the electronic device also has the same beneficial effects as the sigma-delta ADC modulator described above, and the description thereof is omitted.
[ description of the drawings ]
FIG. 1 is a block circuit diagram of a Sigma-delta ADC modulator;
FIG. 2 is a schematic diagram of the circuit configuration of an integrator in a Sigma-delta ADC modulator;
FIG. 3 is a schematic diagram of a circuit structure of a delay DAC module in a Sigma-delta ADC modulator;
fig. 4 is a schematic circuit diagram of a foldable sleeve OTA according to a first embodiment of the present invention;
fig. 5 is a schematic circuit diagram of a current steering DAC according to a second embodiment of the present invention;
fig. 6 is a schematic diagram of an electronic device module according to a third embodiment of the invention.
Description of reference numerals:
m1, a first transistor; m2, a second transistor; m3, a third transistor; m4, a fourth transistor; m5, a fifth transistor; m6, a sixth transistor; m7, a seventh transistor; m8, an eighth transistor; m9, ninth transistor; m10, tenth transistor; m11, an eleventh transistor; m12, a twelfth transistor; m13, thirteenth transistor; r1, a first resistor; r2, a second resistor; c1, a first capacitance; c n1. A first regulating capacitor; cn2. A second regulating capacitor; c n3. A third regulating capacitor; 10. an input module; 11. a dominant pole determining module; 12. a secondary dominant pole determining module; 13. a first adjustment module; 14. a circuit secondary dominant pole; 15. a second conditioning module; 16. a cascode circuit; 17. a memory; 18. a microprocessor; 19. a sigma-delta ADC modulator; 100. an integrator; 200. a time-delayed DAC module; 2001. a current steering DAC.
[ detailed description ] embodiments
The invention is further described with reference to the following figures and embodiments. So that the advantages and features of the invention may be more readily understood by those skilled in the art, and the scope of the invention may be more clearly and clearly defined. It is to be understood that the described embodiments are merely a few embodiments of the invention, and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments of the present invention without any inventive step, are within the scope of the present invention.
The terms "comprising" and "having," and any variations thereof, in the description and claims of this invention and the description of the above figures, are intended to cover non-exclusive inclusions. The terms "first," "second," and the like in the description and in the claims, or in the drawings, are used for distinguishing between different objects and not necessarily for describing a particular sequential order. In the description and claims of the present invention or the drawings, directional terms such as "upper", "lower", "left", "right", "front", "rear", "side", and the like are used for relative positional description of the drawings, and are not used to describe a specific order of actual products.
Referring to fig. 1-3, the sigma-delta ADC modulator includes a multi-stage integrator 100 and a delay DAC module 200 electrically connected to each other, where the delay DAC module 200 includes a current steering DAC2001 arranged in an array of units, and directly controlled by the digital output of the sigma-delta ADC modulator, so that multiplexing of the units is beneficial to improve the uniformity of the DAC.
Referring to fig. 2, the integrator 100 includes a resistance-capacitance network and an operational amplifier (OTA) electrically connected to each other, and specifically, the integrator includes a first resistor R1, a first capacitor C1 and an operational amplifier, a first end of the first resistor R1 is used as a signal input IN, a second end of the first resistor R1 and a first end of the first capacitor C1 are both connected to a first end of the operational amplifier, a second end of the first capacitor C1 is connected to a third end of the operational amplifier as a signal output OUT, and a second end of the operational amplifier is grounded. Because the operational amplifier in the integrator has a corresponding phase shifting function on signals with a certain frequency, the signals are fed back to the input end, so that the operational amplification circuit is unstable and even oscillates, therefore, the first capacitor C1 performs certain phase compensation, the phase shift of the feedback network is changed, the phase lag of the operational amplifier is compensated, and the accuracy and the stability of the integrator are improved. The first resistor R1 can make the speed of the first capacitor C1 slow down during charging, which acts as a smoothing and current limiting function.
Referring to FIG. 4, a sigma-delta ADC modulator according to a first embodiment of the present invention includes an integrator 100 including a folded sleeve OTA and an internal input signal source (V)in+、Vin-) And an internal device voltage source VDD, the folding sleeve OTA comprises an input module 10, a dominant pole determining module 11 and a secondary dominant pole determining module 12; the input module 10 is connected to an internal input signal source (V)in+、Vin-) An internal device voltage source VDD, a dominant pole determination module 11 and a subordinate dominant pole determination module 12 electrically connected to each otherFor inputting a control signal; the dominant pole determining module 11 is electrically connected to the internal device voltage source VDD, the input module 10, and the secondary dominant pole determining module 12, respectively, and configured to output a control signal; the secondary dominant pole determining module 12 is electrically connected to the input module 10 and the dominant pole determining module 11, and is connected to the ground GND; after the input module 10, the dominant pole determining module 11 and the secondary dominant pole determining module 12 are electrically connected, the secondary dominant pole determining module 12 determines a secondary dominant pole of the circuit; the first adjusting module 13 is disposed between the ground GND and an electrical connection 14 of the input module 10, the dominant pole determining module 11, and the secondary dominant pole determining module 12, so that the first adjusting module 13 and the secondary dominant pole determining module 12 are connected in parallel. By arranging the first adjusting module 13, the problem that the phase margin PM seriously influences the signal response time at about 80 degrees is solved.
With reference to fig. 4, the secondary dominant pole determining module 12 includes a first transistor M1 and a second transistor M2, wherein a gate of the first transistor M1 is connected to a gate of the second transistor M2, and a source of the first transistor M1 and a source of the second transistor M2 are both grounded to GND; the first conditioning module 13 comprises a first conditioning capacitor C n1 and a second regulating capacitance Cn2, a first regulating capacitor CnA first terminal of 1 is connected to the drain of a first transistor M1, a first regulating capacitor CnA second terminal of 1 is connected with the source of the first transistor M1 and is grounded GND, a second adjusting capacitor Cn2 is connected to the drain of a second transistor M2, a second regulating capacitor CnThe second terminal of 2 is connected to the source of the second transistor M2 and to ground GND.
The input module 10 includes a third transistor M3, a fourth transistor M4, and a fifth transistor M5, wherein a source of the third transistor M3 is electrically connected to an internal device voltage source VDD, a drain of the third transistor M3 is connected to a source of the fourth transistor M4 and a source of the fifth transistor M5, a gate of the fourth transistor M4 and a gate of the fifth transistor M5 are respectively connected to an internal input signal source (V) to which the first transistor M3 is connectedin+、Vin-) The drain of the fourth transistor M4 is connected to the drain of the first transistor M1, and the drain of the fifth transistor M5 is connected to the drain of the second transistor M2.
The dominant pole determining module 11 includes a sixth transistor M6, a seventh transistor M7, an eighth transistor M8, a ninth transistor M9, a tenth transistor M10, an eleventh transistor M11, and a load capacitor CLA source of the tenth transistor M10 and a source of the eleventh transistor M11 are both electrically connected to the internal device voltage source VDD, a gate of the tenth transistor M10 is connected to a gate of the eleventh transistor M11, a drain of the tenth transistor M10 is connected to a source of the sixth transistor M6, a drain of the eleventh transistor M11 is connected to a source of the seventh transistor M7, a gate of the sixth transistor M6 is connected to a gate of the seventh transistor M7, a drain of the sixth transistor M6 is connected to a drain of the eighth transistor M8 to output the signal Vout+The drain of the seventh transistor M7 is connected to the drain of the ninth transistor M9 for outputting the signal Vout-The gate of the eighth transistor M8 is connected to the gate of the ninth transistor M9, the source of the eighth transistor M8 is connected to the drain of the fourth transistor M4, the source of the ninth transistor M9 is connected to the drain of the fifth transistor M5, and the load capacitor CLTo and output a signal Vout+、Vout-Equivalent capacitance of the subsequent circuit connected. The gate of the third transistor M3 is connected to a corresponding pin of an internal system of the sigma-delta ADC modulator, and it should be understood that the connection relationship of the gate of the third transistor M3 is not a technical point of the present invention, and is not limited specifically here, and only needs to be connected to a corresponding pin of the internal system to complete a closed loop.
The third transistor M3, the fourth transistor M4, the fifth transistor M5, the sixth transistor M6, the seventh transistor M7, the tenth transistor M10, and the eleventh transistor M11 are all PMOS transistors, and the first transistor M1, the second transistor M2, the eighth transistor M8, and the ninth transistor M9 are all NMOS transistors.
It is to be understood that the first regulating module 13 is not only provided with the first regulating capacitor C n1. Second regulating capacitor CnThe essence of the first embodiment of the present invention is to provide a method for setting the first adjusting module at the second dominant pole of the OTA, wherein the number of capacitors is determined by the current waveform of the actual circuit, and a plurality of capacitors can be connected in parallel, so that the phase margin PM can reach the result expected by human.
After the circuit structure is determined, the phase margin PM of the folding sleeve type OTA is basically determined, and at the moment, the load capacitor C output by the dominant pole determining module 11LAt a certain time, the temperature of the liquid crystal display panel is controlled,
the dominant pole of the circuit is
Wherein R isoutAs a result of the output impedance,
the circuit has a secondary dominant pole of
Wherein C isnIs a regulated capacitance value, C, on the first regulating module 13n' determining the parasitic capacitance of the transistor at block 12 for the dominant sub-pole, gm10The transconductance of the transistors in block 12 is determined for the dominant sub-pole.
Combining (1) and (2) above, it is found that the phase margin PM is 180-arctan (P)2/P1),(3). Therefore, the first adjusting module 13 is connected in parallel to the electrical connection 14 of the input module 10, the dominant pole determining module 11 and the secondary dominant pole determining module 12 to increase the secondary dominant pole of the circuit, so as to achieve the purpose of adjusting the phase margin PM. Specifically, a first regulating capacitor C is arranged in paralleln1 and a second regulating capacitance Cn2, the phase margin PM of the OTA is optimized to make the phase margin PM close to the ideal 45 °, which has the advantages of optimal signal response speed and accuracy, while not consuming more power consumption and increasing circuit complexity.
Referring to fig. 5, a sigma-delta ADC modulator according to a second embodiment of the invention for providing an optimized current steering DAC comprises a current steering DAC2001, the current steering DAC2001 comprising a cascode circuit 16 including at least one transistor therein. Specifically, the current steering DAC2001 of the present embodiment further includes a second resistor R2 and a second adjusting module 15, the cascode circuit 16 includes a twelfth transistor M12 and a thirteenth transistor M13, a source of the twelfth transistor M12 is connected to the first end of the second resistor R2, the second end of the second resistor R2 is grounded, and a source of the thirteenth transistor M13 is connected to the drain of the twelfth transistor M12.
It should be understood that the connection relationship of the drain of the thirteenth transistor M13, the gate of the twelfth transistor M12 and the gate of the thirteenth transistor M13 is not a technical point of the present invention, and is not specifically described here. Therefore, the drain of the thirteenth transistor M13, the gate of the twelfth transistor M12 and the gate of the thirteenth transistor M13 may be connected to corresponding pins of the internal system of the sigma-delta ADC modulator.
The second regulating module 15 is connected in parallel with the second resistor R2, i.e. a first terminal of the second regulating module 15 is connected to the source of the twelfth transistor M12, and a second terminal of the second regulating module 15 is grounded. Specifically, the second adjusting module 15 includes at least one adjusting capacitor, a first end of the adjusting capacitor is connected to both the source of the twelfth transistor M12 and the first end of the second resistor R2, and a second end of the adjusting capacitor and the second end of the second resistor R2 are both grounded and connected in parallel. For example, the second adjusting module 15 of the present embodiment includes a third adjusting capacitor C n3, third regulating capacitance CnA first terminal of the third transistor M12, a source of a fourth transistor M2, a third adjusting capacitor CnThe second terminal of 3 and the second terminal of the second resistor R2 are both connected in parallel to ground. The current steering DAC2001 includes a cascode circuit 16 structure, and due to the use of a large gate length transistor, the channel modulation effect is greatly resisted. The current steering DAC2001 is directly controlled by digital output of a sigma-delta ADC, so that when the cascode circuit 16 works in a switch switching state and generates common-mode level fluctuation, current fluctuation on the DAC is easily caused, and source negative feedback is formed by arranging a second resistor R2, and the current stability of the DAC is greatly optimized. The second regulating module 15 and the second resistor R2 form a filter network, i.e. the third regulating capacitor C n3 and a second resistor R2 form a filter network, so that the linearity of the current steering DAC2001 is improved, the area cost of the circuit is reduced, and the influence of high-frequency stray signals and noise is also inhibited. In addition, a higher impedance to ground is provided, optimizing the resistance of the current steering DAC2001 to transistor secondary effects.
The effect of the filter network formed by the second adjusting module 15 and the second resistor R2 on suppressing noise is specifically analyzed as follows:
1) before the introduction of the filter network,
2) after the introduction of the filter network,
wherein the content of the first and second substances,
in_outoutput noise current, i, of current steering DAC before introduction into filter networkoutFor the output noise current, i, of a current-steering DAC after introduction of a filter networkn1Is the noise current of the twelfth transistor, in2Is the thermal noise current of the second resistor R2, K is Boltzmann constant, T is absolute temperature, γN(about 2/3) is the noise figure of the twelfth transistor, gmIs the transconductance of a twelfth transistor, and C is a second regulating module CnAnd 3, R is the resistance value of the second resistor R2, and S is the signal frequency.
When the signal frequency S is extremely small, there are:
also because of, gm·R＞＞1， (12)
Therefore, the first and second electrodes are formed on the substrate,
comparing the formulas (5) and (13), after the filter network is introduced, the square value of the output noise current of the current steering DAC is 4KT & gammaN·gmIs changed into
By controlling the R value, the method can lead to
Thereby achieving attenuation of the output noise current of the current steering DAC.
Referring to fig. 6, a third embodiment of the present invention provides an electronic device, which includes a memory 17 and a microprocessor 18, wherein the memory 17 is used for storing one or more programs, and the microprocessor 18 executes the one or more programs to control the sigma-delta ADC modulator 19 of the optimized OTA.
The first adjustment capacitor C is described aboven1. Second regulating capacitor Cn2 and a third regulating capacitance CnThe capacitance value of 3 is determined after being modulated according to the waveform of a specific actual circuit, and is not limited in particular, and the above-mentioned transistor model and the resistances of the resistor R1 and the second resistor R2 are determined by the modulated waveform of the actual circuit, and are not limited in particular.
Compared with the prior art, the invention has the beneficial effects that:
1. the current steering DAC comprises a cascode circuit which comprises at least one transistor, the current steering DAC further comprises a second resistor and a second adjusting module, the cascode circuit comprises a twelfth transistor, the source electrode of the twelfth transistor is connected with the first end of the second resistor, the second end of the second resistor is grounded, and the second adjusting module is connected with the second resistor in parallel. The second adjusting module comprises at least one adjusting capacitor, and the adjusting capacitors are connected with the second resistor in parallel. Specifically, the second adjusting module comprises a third adjusting capacitor, a first end of the third adjusting capacitor is connected with the source electrode of the twelfth transistor, and a second end of the third adjusting capacitor is grounded. Therefore, the second adjusting module and the second resistor form a filter network, the linearity of the current steering DAC is improved, the area cost of the circuit is reduced, and the influence of high-frequency stray signals and noise is also inhibited. In addition, a high impedance to ground is provided, and the resistance of the current steering DAC to the second-order effect of the transistor is optimized.
2. An electronic device comprising a memory for storing one or more programs and a microprocessor executing the one or more programs to control the sigma-delta ADC modulator of the optimized current steering DAC. Therefore, the electronic device also has the same beneficial effects as the sigma-delta ADC modulator described above, and the description thereof is omitted.
While the foregoing is directed to embodiments of the present invention, it will be understood by those skilled in the art that various changes may be made without departing from the spirit and scope of the invention.
Claims (6)
1. A sigma-delta ADC modulator that optimizes a current steering DAC, comprising a current steering DAC comprising a cascode circuit including at least one transistor therein, characterized in that: the current steering DAC further comprises a second resistor and a second adjusting module, the cascode circuit comprises a twelfth transistor, the source electrode of the twelfth transistor is connected with the first end of the second resistor, the second end of the second resistor is grounded, and the second adjusting module is connected with the second resistor in parallel.
2. The sigma-delta ADC modulator of an optimized current steering DAC according to claim 1, characterized by: the second adjusting module comprises at least one adjusting capacitor, the first end of the adjusting capacitor is connected with the source electrode of the twelfth transistor and the first end of the second resistor, and the second end of the adjusting capacitor and the second end of the second resistor are grounded to form parallel connection.
3. The sigma-delta ADC modulator of an optimized current steering DAC according to claim 2, characterized in that: the second adjusting module comprises a third adjusting capacitor, the first end of the third adjusting capacitor is connected with the source electrode of the twelfth transistor and the first end of the second resistor, and the second end of the third adjusting capacitor and the second end of the second resistor are grounded to form parallel connection.
4. The sigma-delta ADC modulator of an optimized current steering DAC according to claim 1, characterized by: the cascode circuit includes a thirteenth transistor, a source of the thirteenth transistor and a drain of the twelfth transistor being connected.
5. The sigma-delta ADC modulator of an optimized current steering DAC according to claim 4, wherein: the twelfth transistor and the thirteenth transistor are both NMOS transistors.
6. A communications electronic device comprising a memory and a microprocessor, characterized in that: the memory is for storing one or more programs that are executed by the microprocessor to control the sigma-delta ADC modulator of the optimized current steering DAC of any of claims 1-5.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011633567.4A CN112865799A (en) | 2020-12-31 | 2020-12-31 | Sigma-delta ADC modulator for optimizing current steering DAC and electronic equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011633567.4A CN112865799A (en) | 2020-12-31 | 2020-12-31 | Sigma-delta ADC modulator for optimizing current steering DAC and electronic equipment |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN112865799A true CN112865799A (en) | 2021-05-28 |
Family
ID=76000051
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011633567.4A Pending CN112865799A (en) | 2020-12-31 | 2020-12-31 | Sigma-delta ADC modulator for optimizing current steering DAC and electronic equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112865799A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2023045283A1 (en) * | 2021-09-22 | 2023-03-30 | 深圳市中兴微电子技术有限公司 | Low-phase shift variable gain amplifier and radio frequency signal processing method |
Citations (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6697001B1 (en) * | 2002-12-19 | 2004-02-24 | Motorola, Inc. | Continuous-time sigma-delta modulator with discrete time common-mode feedback |
| JP2006332805A (en) * | 2005-05-23 | 2006-12-07 | Sanyo Electric Co Ltd | Voltage/current converting circuit |
| US20090009375A1 (en) * | 2007-04-23 | 2009-01-08 | Qualcomm Incorporated | Low power, low noise digital-to-analog converter reference circuit |
| KR20090109454A (en) * | 2008-04-15 | 2009-10-20 | 한국과학기술원 | Continuous-time delta-sigma modulator |
| US20100315274A1 (en) * | 2009-06-11 | 2010-12-16 | Honeywell International Inc. | Current- mode sigma-delta digital-to-analog converter |
| US20110156829A1 (en) * | 2009-12-28 | 2011-06-30 | Renesas Electronics Corporation | Oscillator combined circuit, semiconductor device, and current reuse method |
| JP2014057135A (en) * | 2012-09-11 | 2014-03-27 | Renesas Electronics Corp | Semiconductor device |
| US8736475B1 (en) * | 2012-10-08 | 2014-05-27 | Broadcom Corporation | FIRDAC with RTZ/RTO voltage-mode elements |
| CN104244138A (en) * | 2013-06-05 | 2014-12-24 | 联发科技股份有限公司 | Current amplifier and transmitter using the same |
| US20150061910A1 (en) * | 2013-08-28 | 2015-03-05 | Maxlinear, Inc. | Method and system for a low input voltage low impedance termination stage for current inputs |
| EA201400383A1 (en) * | 2014-03-31 | 2015-10-30 | Владимир Петрович ФЕДОСОВ | DIGITAL ANALOG AIR CONVERTER (VARIANTS) |
| CN105406871A (en) * | 2014-09-04 | 2016-03-16 | 亚德诺半导体集团 | Embedded Overload Protection In Delta-sigma Analog-to-digital Converters |
| US20160372050A1 (en) * | 2015-06-16 | 2016-12-22 | Samsung Display Co., Ltd. | Data driver and organic light emitting display device having the same |
| US20190123691A1 (en) * | 2017-08-25 | 2019-04-25 | University Of South Florida | Cascode common source transimpedance amplifiers for analyte monitoring systems |
| CN109921793A (en) * | 2019-01-18 | 2019-06-21 | 西安电子科技大学 | A kind of DAC feedback current compensation circuit and Sigma Delta modulator |
| CN110212886A (en) * | 2019-07-17 | 2019-09-06 | 电子科技大学 | A kind of second-order low-pass filter circuit based on current steer technology |
-
2020
- 2020-12-31 CN CN202011633567.4A patent/CN112865799A/en active Pending
Patent Citations (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6697001B1 (en) * | 2002-12-19 | 2004-02-24 | Motorola, Inc. | Continuous-time sigma-delta modulator with discrete time common-mode feedback |
| JP2006332805A (en) * | 2005-05-23 | 2006-12-07 | Sanyo Electric Co Ltd | Voltage/current converting circuit |
| US20090009375A1 (en) * | 2007-04-23 | 2009-01-08 | Qualcomm Incorporated | Low power, low noise digital-to-analog converter reference circuit |
| KR20090109454A (en) * | 2008-04-15 | 2009-10-20 | 한국과학기술원 | Continuous-time delta-sigma modulator |
| US20100315274A1 (en) * | 2009-06-11 | 2010-12-16 | Honeywell International Inc. | Current- mode sigma-delta digital-to-analog converter |
| US20110156829A1 (en) * | 2009-12-28 | 2011-06-30 | Renesas Electronics Corporation | Oscillator combined circuit, semiconductor device, and current reuse method |
| JP2014057135A (en) * | 2012-09-11 | 2014-03-27 | Renesas Electronics Corp | Semiconductor device |
| US8736475B1 (en) * | 2012-10-08 | 2014-05-27 | Broadcom Corporation | FIRDAC with RTZ/RTO voltage-mode elements |
| CN104244138A (en) * | 2013-06-05 | 2014-12-24 | 联发科技股份有限公司 | Current amplifier and transmitter using the same |
| US20150061910A1 (en) * | 2013-08-28 | 2015-03-05 | Maxlinear, Inc. | Method and system for a low input voltage low impedance termination stage for current inputs |
| EA201400383A1 (en) * | 2014-03-31 | 2015-10-30 | Владимир Петрович ФЕДОСОВ | DIGITAL ANALOG AIR CONVERTER (VARIANTS) |
| CN105406871A (en) * | 2014-09-04 | 2016-03-16 | 亚德诺半导体集团 | Embedded Overload Protection In Delta-sigma Analog-to-digital Converters |
| US20160372050A1 (en) * | 2015-06-16 | 2016-12-22 | Samsung Display Co., Ltd. | Data driver and organic light emitting display device having the same |
| US20190123691A1 (en) * | 2017-08-25 | 2019-04-25 | University Of South Florida | Cascode common source transimpedance amplifiers for analyte monitoring systems |
| CN109921793A (en) * | 2019-01-18 | 2019-06-21 | 西安电子科技大学 | A kind of DAC feedback current compensation circuit and Sigma Delta modulator |
| CN110212886A (en) * | 2019-07-17 | 2019-09-06 | 电子科技大学 | A kind of second-order low-pass filter circuit based on current steer technology |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2023045283A1 (en) * | 2021-09-22 | 2023-03-30 | 深圳市中兴微电子技术有限公司 | Low-phase shift variable gain amplifier and radio frequency signal processing method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106130557B (en) | A kind of comparator imbalance voltage self-correcting positive circuit | |
| US9973198B2 (en) | Telescopic amplifier with improved common mode settling | |
| CN106921292B (en) | The device and method of the current balance type of pressure regulator, current sensor and phase equilibrium | |
| US7268624B2 (en) | Differential amplifier offset voltage minimization independently from common mode voltage adjustment | |
| CN101692603B (en) | Gain bootstrap type C class reverser and application circuit thereof | |
| US20060255997A1 (en) | Differential analog filter | |
| WO2006036900A1 (en) | High-speed and high-accuracy digital-to-analog converter | |
| US20220038064A1 (en) | Slewing mitigation apparatus for switched capacitor circuit | |
| US7295068B2 (en) | Increasing the linearity of a transconductance cell | |
| US7161406B1 (en) | Method and apparatus for providing non 2:1 Gilbert cell mixer | |
| CN106027030B (en) | A kind of high speed High Linear fully differential follower | |
| CN102498672B (en) | Integrated circuit and electronic device comprising threshold generation circuitry and method therefor | |
| US9866236B1 (en) | Appapatus and method for fast conversion, compact, ultra low power, wide supply range auxiliary digital to analog converters | |
| CN112865799A (en) | Sigma-delta ADC modulator for optimizing current steering DAC and electronic equipment | |
| US20100102870A1 (en) | Wideband switched current source | |
| CN111224667A (en) | Fine quantization slope generator for two-step single-slope analog-to-digital converter | |
| CN110058629B (en) | Differential voltage-current conversion circuit | |
| JPH0865064A (en) | Transformer conductor | |
| CN112865800A (en) | Sigma-delta ADC modulator for optimizing OTA and electronic equipment | |
| US20120274496A1 (en) | Current Steering Circuit with Feedback | |
| CN217484784U (en) | Low-power-consumption high-transient-response low-dropout linear voltage regulator without off-chip capacitor | |
| US20170054425A1 (en) | Common-mode compensation technique for programmable gain amplifiers | |
| CN112803895B (en) | Pseudo resistance correction circuit based on switched capacitor | |
| US10389376B2 (en) | Digital-to-analog converter circuit, corresponding device and method | |
| Huang et al. | Simple low-voltage high-speed high-linearity VI converter with S/H for analog signal processing applications |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |