CN112634810B - GOA circuit and display panel - Google Patents
GOA circuit and display panel Download PDFInfo
- Publication number
- CN112634810B CN112634810B CN202110008807.XA CN202110008807A CN112634810B CN 112634810 B CN112634810 B CN 112634810B CN 202110008807 A CN202110008807 A CN 202110008807A CN 112634810 B CN112634810 B CN 112634810B
- Authority
- CN
- China
- Prior art keywords
- pull
- module
- control module
- thin film
- film transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
Abstract
The application provides a GOA circuit and display panel, this GOA circuit is under the control of first low frequency signal and second low frequency signal, and first pull-up control module and first pull-up module simultaneous workings, perhaps second pull-up control module and second pull-up module simultaneous workings to can make first pull-up control module and second pull-up control module work in turn, and first pull-up module and second pull-up module work in turn. Compared with the pull-up control module and the pull-up module of the GOA circuit in the prior art, the first pull-up control module and the first pull-up module in the GOA circuit, and the second pull-up control module and the second pull-up module only need to work for a part of time, so that the problem of threshold voltage drift caused by long-time work of thin film transistors of the pull-up control module and the pull-up module can be suppressed, further, the GOA circuit fails due to abnormal scanning signal output, the display effect of the display panel is improved, and abnormal picture phenomena are prevented.
Description
Technical Field
The application relates to the technical field of display, in particular to a GOA circuit and a display panel.
Background
The GOA (gate Driver On array) technology is to integrate a gate driving circuit of a display panel On a glass substrate to realize scanning driving of the display panel, and can reduce binding (binding) procedures of an external IC, reduce product cost, and is suitable for manufacturing narrow-frame display products.
The GOA circuit comprises a plurality of cascaded GOA units, each GOA unit comprises a pull-up control module, a pull-up module, a bootstrap capacitor Cb, a pull-down module and a pull-down maintaining module, wherein the pull-up control module and the pull-up module respectively comprise a thin film transistor, when the GOA circuit works for a long time, the thin film transistor of the pull-up control module and the thin film transistor of the pull-up module easily deviate threshold voltage due to long-time stress action, so that scanning signal output is abnormal, and the GOA circuit is caused to fail.
Therefore, it is necessary to provide a GOA circuit for improving the stability of the pull-up control module and the pull-up module.
Disclosure of Invention
In order to improve the stability of the pull-up control module and the pull-up module of the current GOA circuit, the present application provides a GOA circuit, including: n cascaded GOA units, wherein N is a positive integer, and the GOA unit at the Nth level comprises: the device comprises a first pull-up control module, a first pull-up module, a second pull-up control module and a second pull-up module.
The control end of the first pull-up control module is connected with an N-4 level transmission signal, the input end of the first pull-up control module is connected with a first low-frequency signal, the output end of the first pull-up control module is connected with the first control end of the first pull-up module, the second control end of the first pull-up module is connected with the first low-frequency signal, the input end of the first pull-up module is connected with an Nth clock signal, and the first pull-up module outputs an Nth level scanning signal.
The control end of the second pull-up control module is connected with an N-4 th-level transmission signal, the input end of the second pull-up control module is connected with a second low-frequency signal, the output end of the second pull-up control module is connected with the second control end of the second pull-up module, the second control end of the second pull-up module is connected with the second low-frequency signal, the input end of the second pull-up module is connected with an Nth clock signal, and the second pull-up module outputs an Nth-level scanning signal.
Wherein the first low-frequency signal and the second low-frequency signal are pulse signals with opposite phases; under the control of the first low-frequency signal and the second low-frequency signal, the first pull-up control module and the second pull-up control module work alternately, the first pull-up module and the second pull-up module work alternately, the first pull-up control module and the first pull-up module work simultaneously, and the second pull-up control module and the second pull-up module work simultaneously.
In some embodiments, the first pull-up control module includes an eleventh thin film transistor, a gate of the eleventh thin film transistor is connected to the nth-4 stage pass signal, a source of the eleventh thin film transistor is connected to the first low frequency signal, and a drain of the eleventh thin film transistor is connected to the first control terminal of the first pull-up module.
In some embodiments, the first pull-up module includes a twelfth thin film transistor and a thirteenth thin film transistor, a gate of the twelfth thin film transistor is connected to the output end of the first pull-up control module, a source of the twelfth thin film transistor is connected to the nth clock signal, and a drain of the twelfth thin film transistor is connected to a source of the thirteenth thin film transistor; the grid electrode of the thirteenth thin film transistor is connected with the first low-frequency signal, and the drain electrode of the thirteenth thin film transistor outputs the Nth-level scanning signal.
In some embodiments, the second pull-up control module includes a twenty-first thin film transistor, a gate of the twenty-first thin film transistor is connected to the nth-4 stage pass signal, a source of the twenty-first thin film transistor is connected to the second low-frequency signal, and a drain of the twenty-first thin film transistor is connected to the first control terminal of the second pull-up module.
In some embodiments, the second pull-up module includes a twenty-second thin film transistor and a twenty-third thin film transistor, a gate of the twenty-second thin film transistor is connected to the output end of the second pull-up control module, a source of the twenty-second thin film transistor is connected to the nth clock signal, and a drain of the twenty-second thin film transistor is connected to a source of the twenty-third thin film transistor; the grid electrode of the twenty-third thin film transistor is connected with the second low-frequency signal, and the drain electrode of the twenty-third thin film transistor outputs the Nth-level scanning signal.
In some embodiments, the GOA unit further comprises: the device comprises a downloading module, a pulling-down module and a pulling-down maintaining module.
The download module is connected to the Nth clock signal, the Nth scanning signal and the constant voltage low potential and used for outputting the Nth level transmission signal.
The pull-down module is connected with the output end of the first pull-up control module and the output end of the second pull-up control module, and is connected with the Nth-level scanning signal, the constant voltage low potential and the (N +4) th-level scanning signal, and is used for pulling down the output end of the first pull-up control module, the output end of the second pull-up control module and the potential of the Nth-level scanning signal.
In some embodiments, the GOA unit further includes a first bootstrap capacitor, a first end of the first bootstrap capacitor is connected to the output end of the first pull-up control module, and a second end of the first bootstrap capacitor is connected to the nth scan signal, so as to raise a potential of the output end of the first pull-up control module.
In some embodiments, the GOA unit further includes a second bootstrap capacitor, a first end of the second bootstrap capacitor is connected to the output end of the second pull-up control module, and a second end of the second bootstrap capacitor is connected to the nth-level scan signal for boosting a potential of the output end of the second pull-up control module.
In some embodiments, the control terminals of the first pull-up control module and the second pull-up control module of the first level GOA unit, the second level GOA unit, the third level GOA unit, and the fourth level GOA unit are all connected to a start signal.
In another aspect, the present application further provides a display panel including the GOA circuit as described above.
In the GOA circuit and the display panel provided by the application, the GOA circuit is provided with a first pull-up control module, a second pull-up control module, a first pull-up module and a second pull-up module, and under the control of a first low-frequency signal and a second low-frequency signal, the first pull-up control module and the first pull-up module work simultaneously, or the second pull-up control module and the second pull-up module work simultaneously, so that the first pull-up control module and the second pull-up control module work alternately, and the first pull-up module and the second pull-up module work alternately. Compared with the pull-up control module and the pull-up module of the GOA circuit in the prior art, the first pull-up control module and the first pull-up module in the GOA circuit, and the second pull-up control module and the second pull-up module only need to work for a part of time, so that the problem of threshold voltage drift caused by long-time work of thin film transistors of the pull-up control module and the pull-up module can be suppressed, further, the GOA circuit is not failed due to abnormal scanning signal output, the display effect of the display panel is improved, and the abnormal picture phenomenon is prevented.
Drawings
The technical solution and other advantages of the present application will become apparent from the detailed description of the embodiments of the present application with reference to the accompanying drawings.
Fig. 1 is a schematic structural diagram of a GOA circuit according to an embodiment of the present disclosure.
Fig. 2 is a schematic structural diagram of a GOA circuit according to an embodiment of the present disclosure.
Fig. 3 is a timing diagram of a GOA circuit according to an embodiment of the present disclosure.
Fig. 4 is a schematic structural diagram of a display panel according to an embodiment of the present application.
Detailed Description
The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application. It is to be understood that the embodiments described are only a few embodiments of the present application and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
In all embodiments of the present application, two electrodes of the thin film transistor except for the gate electrode are distinguished, one of the two electrodes is referred to as a source electrode, and the other electrode is referred to as a drain electrode. Since the source and drain electrodes of the thin film transistor are symmetrical, the source and drain electrodes thereof are interchangeable. The form in the drawing stipulates that the middle end of the thin film transistor is a grid electrode, a signal input end is a source electrode, and a signal output end is a drain electrode. In addition, the thin film transistors adopted in all the embodiments of the present application may include two types, i.e., P-type and/or N-type transistors, wherein the P-type thin film transistor is turned on when the gate is at a low potential and turned off when the gate is at a high potential; the N-type thin film transistor is turned on when the grid is at a high potential and turned off when the grid is at a low potential.
Fig. 1 is a schematic structural diagram of a GOA circuit according to an embodiment of the present disclosure, and as shown in fig. 1, the GOA circuit includes N cascaded GOA units, where N is a positive integer, and an nth level GOA unit includes: a first pull-up control module 1011, a first pull-up module 1021, a second pull-up control module 1012, and a second pull-up module 1022.
The control end of the first pull-up control module 1011 is connected to the nth-4 level transmission signal ST (N-4), the input end of the first pull-up control module 1011 is connected to the first low-frequency signal LC1, the output end of the first pull-up control module 1011 (i.e., the node Q1) is connected to the first control end of the first pull-up module 1021, the second control end of the first pull-up module 1021 is connected to the first low-frequency signal LC1, the input end of the first pull-up module 1021 is connected to the nth clock signal ck (N), and the first pull-up module 1021 outputs the nth level scanning signal g (N).
The control end of the second pull-up control module 1012 is connected to the nth-4 stage transmission signal, the input end of the second pull-up control module 1012 is connected to the second low-frequency signal LC2, the output end of the second pull-up control module 1012 (i.e., the node Q2) is connected to the second control end of the second pull-up module 1022, the second control end of the second pull-up module 1022 is connected to the second low-frequency signal LC2, the input end of the second pull-up module 1022 is connected to the nth clock signal ck (N), and the second pull-up module 1022 outputs the nth stage scanning signal g (N).
The first low-frequency signal LC1 and the second low-frequency signal LC2 are pulse signals with opposite phases, that is, when the first low-frequency signal LC1 is at a high potential, the second low-frequency signal LC2 is at a low potential; when the first low-frequency signal LC1 is low, the second low-frequency signal LC2 is high. It should be noted that, by inverting the first low-frequency signal LC1 and the second low-frequency signal LC2 every preset frame, the operating time lengths of the first low-frequency signal LC1 and the second low-frequency signal LC2 may be allocated by themselves.
Under the control of the first low-frequency signal LC1 and the second low-frequency signal LC2, the first pull-up control module 1011 and the second pull-up control module 1012 alternately operate, the first pull-up module 1021 and the second pull-up module 1022 alternately operate, the first pull-up control module 1011 and the first pull-up module 1021 operate simultaneously, and the second pull-up control module 1012 and the second pull-up module 1022 operate simultaneously.
It should be noted that the control ends of the first pull-up control module 1011 and the second pull-up control module 1012 of the first-stage GOA unit, the second-stage GOA unit, the third-stage GOA unit, and the fourth-stage GOA unit are all connected to the start signal STV, that is, the first-stage, second-stage, third-stage, and fourth-stage GOA units are driven to operate by the start signal STV.
As can be seen from the above description, the GOA unit can output the scan signals through two alternate output channels, the first output channel is the first pull-up control module 1011 and the first pull-up module 1021 under the control of the first low-frequency signal LC1, and the second output channel is the second pull-up control module 1012 and the second pull-up module 1022 under the control of the second low-frequency signal LC 2. Wherein the content of the first and second substances,
the first pull-up control module 1011 includes an eleventh tft T11, a gate of the eleventh tft T11 is connected to the nth-4 stage transmission signal ST (N-4), a source of the eleventh tft T11 is connected to the first low-frequency signal LC1, and a drain of the eleventh tft T11 is connected to the first control terminal of the first pull-up module 1021.
The first pull-up module 1021 comprises a twelfth thin film transistor T12 and a thirteenth thin film transistor T13, a gate of the twelfth thin film transistor T12 is connected to the output end of the first pull-up control module 1011, a source of the twelfth thin film transistor T12 is connected to the nth clock signal ck (N), and a drain of the twelfth thin film transistor T12 is connected to a source of the thirteenth thin film transistor T13; the gate of the thirteenth thin film transistor T13 is connected to the first low frequency signal LC1, and the drain of the thirteenth thin film transistor T13 outputs the nth scan signal g (N).
The second pull-up control module 1012 includes a twenty-first thin film transistor T21, a gate of the twenty-first thin film transistor T21 is connected to the nth-4 stage transmission signal ST (N-4), a source of the twenty-first thin film transistor T21 is connected to the second low frequency signal LC2, and a drain of the twenty-first thin film transistor T21 is connected to the first control terminal of the second pull-up module 1022.
The second pull-up module 1022 includes a twenty-second thin film transistor T22 and a twenty-third thin film transistor T23, a gate of the twenty-second thin film transistor T22 is connected to the output terminal of the second pull-up control module 1012, a source of the twenty-second thin film transistor T22 is connected to the nth clock signal ck (N), and a drain of the twenty-second thin film transistor T22 is connected to a source of the twenty-third thin film transistor T23; the gate of the twenty-third tft T23 is connected to the second low-frequency signal LC2, and the drain of the twenty-third tft T23 outputs the nth scan signal g (N).
Based on the foregoing embodiments, regarding the first pull-up control module 1011, the second pull-up control module 1012, the first pull-up module 1021, and the second pull-up module 1022 according to the specific thin film transistors included, the GOA circuit provided in the embodiments of the present application changes the pull-up control module of the GOA circuit of the related art from one thin film transistor to two thin film transistors (the eleventh thin film transistor T11 and the twenty-first thin film transistor), correspondingly, changes the pull-up module of the GOA circuit of the related art from one thin film transistor to four thin film transistors (the twelfth thin film transistor T12, the thirteenth thin film transistor T13, the twenty-second thin film transistor T22, and the twenty-third thin film transistor T23, wherein the twelfth thin film transistor T12 and the thirteenth thin film transistor T13 are in one group, the twenty-second thin film transistor T22 and the twenty-third thin film transistor T23 are in another group), and the eleventh and thirteenth thin film transistors T11 and T13 are connected to the first low frequency signal LC1, and the twenty-first and twenty-third thin film transistors T21 and T23 are connected to the second low frequency signal LC 2.
Thus, the eleventh, twelfth, and thirteenth thin film transistors T11, T12, and T13 are of the first group, and the twenty-first, twenty-second, and twenty-third thin film transistors T21, T22, and T23 are of the second group. Under the control of the first low-frequency signal LC1 and the second low-frequency signal LC2, the first group and the second group operate alternately, and the thin film transistors in the first group and the second group operate only for a part of time compared with the thin film transistors included in the pull-up control module and the pull-up module respectively in the GOA circuit in the prior art, so that the time for operating the thin film transistors in the pull-up control module and the pull-up module can be greatly reduced, the time for the thin film transistors to be stressed is effectively reduced, and the degree of threshold voltage shift of the thin film transistors due to stress action is reduced.
For example, if the eleventh thin film transistor T11, the twelfth thin film transistor T12, and the thirteenth thin film transistor T13, the twenty-first thin film transistor T21, the twenty-second thin film transistor T22, and the twenty-third thin film transistor T23 are all N-type thin film transistors, and the GOA circuit uses 4 clock signals CK1, CK2, CK3, and CK 4.
Fig. 3 is a timing diagram of a GOA circuit according to an embodiment of the present disclosure, and referring to fig. 1 and 3, when the GOA circuit operates in the nth stage GOA unit, when the nth-4 stage transmission signal ST (N-4) is at a high level, the first low frequency signal LC1 is at a high level, and the second low frequency signal LC2 is at a low level, the eleventh thin film transistor T11 is turned on and the twenty-first thin film transistor T21 is turned off, the output terminal of the first pull-up control module 1011 is at a high level, the output terminal of the second pull-up control module 1012 is at a low level, the twelfth thin film transistor T12 and the thirteenth thin film transistor T13 are turned on, and the twenty-second thin film transistor T22 and the twenty-third thin film transistor T23 are turned off, the nth clock signal CK (N) (when the nth clock signal CK (N) is the first clock signal CK1) output the nth clock signal g 1 along the twelfth thin film transistor T12 and the thirteenth thin film transistor T35 13, that is, it is the eleventh, twelfth and thirteenth thin film transistors T11, T12 and T13 that are stressed at this time, and the twenty-first, twenty-second and twenty-third thin film transistors T21, T22 and T23 are in the rest state. Accordingly, when the first low-frequency signal LC1 is at a low level and the second low-frequency signal LC2 is at a high level, the twenty-first thin film transistor T21, the twenty-second thin film transistor T22, and the twenty-third thin film transistor T23 are stressed, and the eleventh thin film transistor T11, the twelfth thin film transistor T12, and the thirteenth thin film transistor T13 are in a rest state.
Further, the GOA unit further includes: a download module 103, a pull-down module 104, and a pull-down maintenance module 105. Wherein:
the downloading module 103 receives the nth clock signal, the nth scanning signal g (N), and the constant voltage low potential VSS, and is configured to output the nth scanning signal st (N) according to the nth clock signal ck (N) and the nth scanning signal g (N).
The pull-down module 104 is connected to the output terminal of the first pull-up control module 1011 and the output terminal of the second pull-up control module, and is connected to the nth scan signal G (N), the constant voltage low potential VSS and the (N +4) th scan signal, and is configured to pull down the output terminal of the first pull-up control module 1011, the output terminal of the second pull-up control module 1012 and the potential of the nth scan signal G (N) according to the (N +4) th scan signal G (N + 4).
The pull-down maintaining module 105 is connected to the output terminal of the first pull-up control module 1011 and the output terminal of the second pull-up control module, and is connected to the constant voltage low potential VSS and the nth-level scan signal, and is configured to maintain the low potential of the output terminal of the first pull-up control module 1011, the output terminal of the second pull-up control module 1012, and the nth-level scan signal g (N) according to the nth-level scan signal g (N).
Further, fig. 2 is another schematic structural diagram of the GOA circuit according to the embodiment of the present disclosure, as shown in fig. 2, the nth stage GOA unit further includes a first capacitor Cb1 and a second capacitor Cb2, a first end of the first capacitor Cb1 is connected to the output end of the first pull-up control module 1011, and a second end of the first capacitor Cb1 is connected to the nth stage scan signal g (N); a first terminal of the second capacitor Cb2 is connected to the output terminal of the second pull-up control module 1012, and a second terminal of the second capacitor Cb2 is connected to the nth stage scan signal g (N). The first capacitor Cb1 is used to raise the potential of the output terminal of the first pull-up control module 1011 for the second time, and the second capacitor Cb2 is used to raise the potential of the output terminal of the second pull-up control module 1012 for the second time.
Fig. 4 is a schematic structural diagram of a display panel according to an embodiment of the present disclosure, as shown in fig. 4, based on the same inventive concept, the embodiment of the present disclosure further provides a display panel 1, where the display panel 1 includes the GOA circuit 2, and the display panel 1 and the GOA circuit 2 have the same structure and beneficial effects, and since the GOA circuit 2 has been described in detail in the foregoing embodiment, details are not repeated herein.
In the foregoing embodiments, the descriptions of the respective embodiments have respective emphasis, and for parts that are not described in detail in a certain embodiment, reference may be made to related descriptions of other embodiments.
The above description of the embodiments is only for assisting understanding of the technical solutions and the core ideas thereof; those of ordinary skill in the art will understand that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; such modifications or substitutions do not depart from the spirit and scope of the present disclosure as defined by the appended claims.
Claims (10)
1. A GOA circuit comprising N cascaded GOA units, N being a positive integer, the GOA unit of the nth stage comprising: the device comprises a first pull-up control module, a first pull-up module, a second pull-up control module and a second pull-up module;
the control end of the first pull-up control module is accessed with an N-4 level transmission signal, the input end of the first pull-up control module is accessed with a first low-frequency signal, the output end of the first pull-up control module is connected with the first control end of the first pull-up module, the second control end of the first pull-up module is accessed with the first low-frequency signal, the input end of the first pull-up module is accessed with an Nth clock signal, and the first pull-up module outputs an Nth level scanning signal;
the control end of the second pull-up control module is accessed with an N-4 th level transmission signal, the input end of the second pull-up control module is accessed with a second low-frequency signal, the output end of the second pull-up control module is connected with the second control end of the second pull-up module, the second control end of the second pull-up module is accessed with the second low-frequency signal, the input end of the second pull-up module is accessed with an Nth clock signal, and the second pull-up module outputs an Nth level scanning signal;
wherein the first low-frequency signal and the second low-frequency signal are pulse signals with opposite phases; under the control of the first low-frequency signal and the second low-frequency signal, the first pull-up control module and the second pull-up control module work alternately, the first pull-up module and the second pull-up module work alternately, the first pull-up control module and the first pull-up module work simultaneously, and the second pull-up control module and the second pull-up module work simultaneously.
2. The GOA circuit according to claim 1, wherein the first pull-up control module comprises an eleventh thin film transistor, a gate of the eleventh thin film transistor is connected to the N-4 th stage pass signal, a source of the eleventh thin film transistor is connected to the first low frequency signal, and a drain of the eleventh thin film transistor is connected to the first control terminal of the first pull-up module.
3. The GOA circuit according to claim 1, wherein the first pull-up module comprises a twelfth thin film transistor and a thirteenth thin film transistor, a gate of the twelfth thin film transistor is connected to the output terminal of the first pull-up control module, a source of the twelfth thin film transistor is connected to the Nth clock signal, and a drain of the twelfth thin film transistor is connected to a source of the thirteenth thin film transistor; the grid electrode of the thirteenth thin film transistor is connected with the first low-frequency signal, and the drain electrode of the thirteenth thin film transistor outputs the Nth-level scanning signal.
4. The GOA circuit according to claim 1, wherein the second pull-up control module comprises a twenty-first thin film transistor, a gate of the twenty-first thin film transistor is connected to the N-4 th stage transfer signal, a source of the twenty-first thin film transistor is connected to the second low frequency signal, and a drain of the twenty-first thin film transistor is connected to the first control terminal of the second pull-up module.
5. The GOA circuit according to claim 1, wherein the second pull-up module comprises a twenty-second thin film transistor and a twenty-third thin film transistor, a gate of the twenty-second thin film transistor is connected to an output terminal of the second pull-up control module, a source of the twenty-second thin film transistor is connected to the Nth clock signal, and a drain of the twenty-second thin film transistor is connected to a source of the twenty-third thin film transistor; the grid electrode of the twenty-third thin film transistor is connected with the second low-frequency signal, and the drain electrode of the twenty-third thin film transistor outputs the Nth-level scanning signal.
6. The GOA circuit of claim 1, wherein the GOA unit further comprises: the device comprises a downloading module, a pulling-down module and a pulling-down maintaining module;
the downloading module is connected with the Nth clock signal, the Nth scanning signal and a constant voltage low potential and used for outputting an Nth level transmission signal;
the pull-down module is connected with the output end of the first pull-up control module and the output end of the second pull-up control module, is connected with the Nth-level scanning signal, the constant-voltage low potential and the (N +4) th-level scanning signal, and is used for pulling down the output end of the first pull-up control module, the output end of the second pull-up control module and the potential of the Nth-level scanning signal;
the pull-down maintaining module is connected with the output end of the first pull-up control module and the output end of the second pull-up control module, and is connected with the constant voltage low potential and the Nth-level scanning signal, and is used for maintaining the output end of the first pull-up control module, the output end of the second pull-up control module and the low potential of the Nth-level scanning signal.
7. The GOA circuit of claim 1, wherein the GOA unit further comprises a first bootstrap capacitor, a first end of the first bootstrap capacitor is connected to an output end of the first pull-up control module, and a second end of the first bootstrap capacitor is connected to the nth-stage scan signal for boosting a potential of the output end of the first pull-up control module.
8. The GOA circuit of claim 1, wherein the GOA unit further comprises a second bootstrap capacitor, a first end of the second bootstrap capacitor is connected to the output end of the second pull-up control module, and a second end of the second bootstrap capacitor is connected to the nth stage scan signal for boosting a potential of the output end of the second pull-up control module.
9. The GOA circuit of claim 1, wherein a control terminal of the first pull-up control module and a control terminal of the second pull-up control module of a first stage of the GOA unit, a second stage of the GOA unit, a third stage of the GOA unit and a fourth stage of the GOA unit are connected to a start signal.
10. A display panel comprising the GOA circuit of any one of claims 1-9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110008807.XA CN112634810B (en) | 2021-01-05 | 2021-01-05 | GOA circuit and display panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110008807.XA CN112634810B (en) | 2021-01-05 | 2021-01-05 | GOA circuit and display panel |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112634810A CN112634810A (en) | 2021-04-09 |
| CN112634810B true CN112634810B (en) | 2022-02-22 |
Family
ID=75290758
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110008807.XA Active CN112634810B (en) | 2021-01-05 | 2021-01-05 | GOA circuit and display panel |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112634810B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112365857A (en) * | 2020-12-04 | 2021-02-12 | 深圳市华星光电半导体显示技术有限公司 | Drive circuit, display panel and display device |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106601205A (en) * | 2016-12-30 | 2017-04-26 | 深圳市华星光电技术有限公司 | Gate driving circuit and liquid crystal display device |
| CN107610736A (en) * | 2017-09-27 | 2018-01-19 | 京东方科技集团股份有限公司 | A kind of shift register, gate driving circuit and display device |
| CN108573667A (en) * | 2017-03-09 | 2018-09-25 | 合肥鑫晟光电科技有限公司 | Shift register cell and its driving method, gate driving circuit and display device |
| CN111243547A (en) * | 2020-03-18 | 2020-06-05 | Tcl华星光电技术有限公司 | GOA circuit and display panel |
| CN111477156A (en) * | 2020-05-13 | 2020-07-31 | 深圳市华星光电半导体显示技术有限公司 | GOA circuit and display panel |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105632560B (en) * | 2016-01-04 | 2019-08-02 | 京东方科技集团股份有限公司 | Shift register cell, driving method, gate driving circuit and display device |
-
2021
- 2021-01-05 CN CN202110008807.XA patent/CN112634810B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106601205A (en) * | 2016-12-30 | 2017-04-26 | 深圳市华星光电技术有限公司 | Gate driving circuit and liquid crystal display device |
| CN108573667A (en) * | 2017-03-09 | 2018-09-25 | 合肥鑫晟光电科技有限公司 | Shift register cell and its driving method, gate driving circuit and display device |
| CN107610736A (en) * | 2017-09-27 | 2018-01-19 | 京东方科技集团股份有限公司 | A kind of shift register, gate driving circuit and display device |
| CN111243547A (en) * | 2020-03-18 | 2020-06-05 | Tcl华星光电技术有限公司 | GOA circuit and display panel |
| CN111477156A (en) * | 2020-05-13 | 2020-07-31 | 深圳市华星光电半导体显示技术有限公司 | GOA circuit and display panel |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112634810A (en) | 2021-04-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10403195B2 (en) | Shift register, method for driving the same, and display device | |
| USRE49782E1 (en) | Shift register and driving method thereof gate driving circuit and display apparatus | |
| CN107154234B (en) | Shifting register unit, driving method, grid driving circuit and display device | |
| US10540923B2 (en) | Shift register, method for driving same, gate driving circuit | |
| US9947281B2 (en) | Shift register unit, gate drive device and display device | |
| US10453369B2 (en) | Shift register unit, driving method thereof, gate driver on array and display apparatus | |
| JP5859275B2 (en) | Shift register unit, gate driver and liquid crystal display | |
| CN108320717B (en) | GOA driving circuit and liquid crystal display panel prepared by same | |
| US20160093264A1 (en) | Shift register unit and gate drive apparatus | |
| US9905192B2 (en) | GOA unit and driving method, GOA circuit and display device | |
| JP6116664B2 (en) | Shift register | |
| US20160343335A1 (en) | Goa circuit and liquid crystal display device | |
| CN109493783B (en) | GOA circuit and display panel | |
| CN111210754B (en) | Shifting register, driving method thereof and grid driving circuit | |
| CN103208251A (en) | Shifting register unit, gate driving circuit and display device | |
| US9792868B2 (en) | Shift register unit, gate driving device and display device | |
| CN103426414A (en) | Shifting register unit and driving method thereof, gate driving circuit and display device | |
| US10535414B2 (en) | Shift register element, method for driving the same, and display device | |
| CN107610736B (en) | Shifting register, grid driving circuit and display device | |
| US10896654B2 (en) | GOA circuit and liquid crystal display device | |
| CN106782663B (en) | Shift register and grid drive circuit | |
| CN108806581B (en) | Scanning driving circuit and display panel | |
| CN108417183B (en) | Shift register and driving method thereof, gate drive circuit and display device | |
| CN106683624B (en) | GOA circuit and liquid crystal display device | |
| CN112634810B (en) | GOA circuit and display panel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |