CN112632894A - Josephson junction array voltage output method, apparatus, device and storage medium - Google Patents
Josephson junction array voltage output method, apparatus, device and storage medium Download PDFInfo
- Publication number
- CN112632894A CN112632894A CN202011608023.2A CN202011608023A CN112632894A CN 112632894 A CN112632894 A CN 112632894A CN 202011608023 A CN202011608023 A CN 202011608023A CN 112632894 A CN112632894 A CN 112632894A
- Authority
- CN
- China
- Prior art keywords
- value
- target
- array
- combination
- knot
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/36—Circuit design at the analogue level
- G06F30/367—Design verification, e.g. using simulation, simulation program with integrated circuit emphasis [SPICE], direct methods or relaxation methods
Abstract
The application relates to a Josephson junction array voltage output method, a device, equipment and a storage medium. The method comprises the following steps: under the target working frequency, acquiring the junction number of the Josephson junction array corresponding to the target voltage value to obtain the target junction number; acquiring at least one numerical sequence in a binary system or a ternary system, and performing interpolation processing on the at least one numerical sequence to obtain a combined array value set; the method comprises the steps that each array combination value in an array combination value set is differentiated from a target number to obtain an array difference value set, and the array combination value corresponding to the minimum difference value in the array difference value set is determined to be a target combination value; replacing the target knot number with the minimum difference value, and returning to execute until the minimum difference value is less than or equal to the minimum knot array combination value in the knot array combination value set, and acquiring at least one determined target combination value; and adjusting the target working frequency within a preset frequency range to enable the Josephson junction array to output a target voltage value. So that a desired voltage value can be accurately output.
Description
Technical Field
The present application relates to the field of electronic information technology, and in particular, to a method, an apparatus, a device, and a storage medium for outputting josephson junction array voltage.
Background
The josephson voltage reference is a metric that reproduces the magnitude of the voltage based on the josephson effect. In general, to meet the actual use requirement, the josephson junction array is segmented by a binary or ternary method, and the operating frequency of the junction array is properly adjusted to enable the junction array to output a desired voltage value. In a conventional voltage output method of a josephson junction array, a desired output voltage is usually factorized based on a binary or ternary system to obtain a combined value that most closely matches the desired output voltage, and on the basis of the combined value, an operating frequency of the junction array is adjusted to enable the junction array to output the desired voltage value.
However, in the conventional method, the combined value is obtained by factoring the desired output voltage, which is limited by the specific value of the desired output voltage and the degree of segmentation of the value in different scales, and the desired voltage value cannot be accurately output.
Disclosure of Invention
In view of the above, it is necessary to provide a josephson junction array voltage output method, apparatus, device and storage medium capable of accurately outputting a desired voltage value in view of the above technical problems.
A josephson junction array voltage output method, the method comprising:
under the target working frequency, acquiring the junction number of the Josephson junction array corresponding to the target voltage value to obtain the target junction number; wherein the target voltage value is a voltage value expected to be output;
acquiring at least one numerical value sequence in a binary system or a ternary system, and performing interpolation processing on the at least one numerical value sequence to obtain a combined array value set;
subtracting each array combination value in the array combination value set from the target number to obtain an array difference value set, and determining the array combination value corresponding to the minimum difference value in the array difference value set as a target combination value;
replacing the target knot number with the minimum difference value, returning to execute the difference between each knot array combination value in the knot array combination value set and the target knot number to obtain a knot array difference value set, and determining the knot array combination value corresponding to the minimum difference value in the knot array difference value set as a target combination value;
obtaining at least one determined target combination value until the minimum difference is less than or equal to the minimum combination value in the set of combination values;
and adjusting the target working frequency within a preset frequency range so that the Josephson junction array corresponding to the at least one target combination value outputs the target voltage value.
In one embodiment, the obtaining the number of josephson junctions corresponding to the target voltage value at the target operating frequency to obtain the target junction number includes:
acquiring the target voltage value;
and inputting the target voltage value and the target working frequency into a preset Josephson junction voltage reference model to obtain the target junction number.
In one embodiment, the determining, as the target combination value, a combination value corresponding to a minimum difference value in the combination array difference value set by subtracting each combination array value in the combination array combination value set from the target number of junctions includes:
if the target knot number is a positive number, subtracting a joint array combination value in the joint array combination value set from the target knot number to obtain a joint array difference value set, and determining the joint array combination value corresponding to the minimum difference value as the target combination value;
and if the target knot number is a negative number, adding a knot array combination value in the knot array combination value set to the target knot number to obtain the knot array difference value set, and determining the knot array combination value corresponding to the minimum difference value as the target combination value.
In one embodiment, before replacing the target junction number with the minimum difference value, the method includes:
and deleting the array combination value which is more than or equal to the target combination value in the array combination value set to obtain an updated array combination value set.
In one embodiment, the obtaining the determined at least one target combination value until the minimum difference value is less than or equal to the minimum combination value in the set of combination values comprises:
obtaining at least one determined junction array difference set until the minimum difference is less than or equal to the minimum junction array combination value in the junction array combination value set;
determining the combined value corresponding to the minimum difference value in the at least one combined value set as the at least one target combined value; wherein each said set of junction matrix differences corresponds to a minimum difference and a target combination value.
In one embodiment, the determining, as the at least one target combination value, the combination value corresponding to the minimum difference value in the at least one combination value set includes:
and if the minimum difference is greater than the sum of all the joint array combination values in the updated joint array combination value set, determining the joint array combination value corresponding to the next minimum difference in the at least one joint array difference value set as the at least one target combination value.
In one embodiment, the adjusting the target operating frequency within a preset frequency range to enable the josephson junction array corresponding to the at least one target combination value to output a target voltage value includes:
acquiring a Josephson junction corresponding to the at least one target combination value to obtain at least one target Josephson junction;
connecting the at least one target Josephson junction to obtain a target Josephson junction array;
adjusting the target working frequency within the preset frequency range to enable the target Josephson junction array to output the target voltage value.
A josephson junction array voltage output apparatus, the apparatus comprising:
the first data acquisition module is used for acquiring the junction number of the Josephson junction array corresponding to the target voltage value under the target working frequency to obtain the target junction number; wherein the target voltage value is a voltage value expected to be output;
the second data acquisition module is used for acquiring at least one numerical value sequence in a binary system or a ternary system and carrying out interpolation processing on the at least one numerical value sequence to obtain a combined array value set;
a first combination value determining module, configured to perform a difference between each of the combination values in the combination value set and the target number to obtain a combination value set, and determine a combination value corresponding to a minimum difference value in the combination value set as a target combination value;
a combined value cycle determination module, configured to replace the target knot number with the minimum difference value, return to execute a difference operation between each knot array combined value in the knot array combined value set and the target knot number to obtain a knot array difference value set, and determine a knot array combined value corresponding to the minimum difference value in the knot array difference value set as a target combined value;
a second combination value determining module, configured to obtain at least one determined target combination value until the minimum difference value is less than or equal to a minimum combination value in the combination value set;
and the voltage output module is used for adjusting the target working frequency within a preset frequency range so that the Josephson junction array corresponding to the at least one target combination value outputs the target voltage value.
A computer device comprising a memory storing a computer program and a processor implementing the steps of the method of any preceding claim when the processor executes the computer program.
A computer-readable storage medium, on which a computer program is stored which, when being executed by a processor, carries out the steps of the method of any of the above.
According to the Josephson junction array voltage output method, the Josephson junction array voltage output device, the Josephson junction array voltage output equipment and the storage medium, the junction number of the Josephson junction array corresponding to the target voltage value is obtained under the target working frequency, the target junction number is obtained, at least one numerical value sequence in a binary system or a ternary system is obtained, interpolation processing is carried out on the at least one numerical value sequence, and a junction array combined value set is obtained. The method comprises the steps of obtaining a combined value set of the arrays by subtracting each combined value of the combined values of the arrays from a target number of the arrays, determining the combined value of the arrays corresponding to the minimum difference value in the combined value set of the arrays as the target combined value, replacing the target number with the minimum difference value, returning to execute the operation of subtracting each combined value of the combined values of the arrays from the target number of the arrays to obtain a combined value set of the arrays, and determining the combined value of the arrays corresponding to the minimum difference value in the combined value set of the arrays as the target combined value; and taking the determined at least one target combination value until the minimum difference value is less than or equal to the minimum combination value in the set of combination values. And finally, adjusting the target working frequency within a preset frequency range to enable the Josephson junction array corresponding to at least one target combination value to output a target voltage value. Therefore, at least one numerical sequence corresponding to the system and the corresponding interpolation sequence array combined value set can be adopted, and at least one target combined value capable of accurately expressing a target voltage value is determined on the fine granularity.
Drawings
FIG. 1 is a schematic diagram of a method for outputting Josephson junction array voltage according to an embodiment;
FIG. 2 is a schematic flow chart illustrating one possible implementation of step S300 in one embodiment;
FIG. 3 is a schematic flow chart diagram illustrating one possible implementation of step S500 in one embodiment;
FIG. 4 is a schematic flow chart illustrating one possible implementation of step S600 in one embodiment;
FIG. 5 is a flow diagram illustrating a method for determining at least one target combination value according to one embodiment;
FIG. 6 is a graph illustrating voltage output intent for a target voltage level in one embodiment;
FIG. 7 is a block diagram showing a voltage output device of a Josephson junction array according to an embodiment;
FIG. 8 is a diagram illustrating an internal structure of a computer device according to an embodiment.
Detailed Description
In order to make the objects, technical solutions and advantages of the present application more apparent, the present application is described in further detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are merely illustrative of the present application and are not intended to limit the present application.
In one embodiment, as shown in fig. 1, a josephson junction array voltage output method is provided, and this embodiment is illustrated by applying the method to a terminal, and it is to be understood that the method may also be applied to a server, and may also be applied to a system including the terminal and the server, and is implemented by interaction between the terminal and the server. In this embodiment, the method includes the steps of:
step S100, acquiring the junction number of the Josephson junction array corresponding to a target voltage value under a target working frequency to obtain a target junction number; wherein the target voltage value is a voltage value expected to be output.
And step S200, acquiring at least one numerical sequence in a binary system or a ternary system, and performing interpolation processing on the at least one numerical sequence to obtain a combined array value set.
And step S300, subtracting each array combination value in the array combination value set from the target number to obtain an array difference value set, and determining the array combination value corresponding to the minimum difference value in the array difference value set as the target combination value.
Step S400, replacing the target knot number with the minimum difference value, returning to execute the operation of subtracting each knot array combination value in the knot array combination value set and the target knot number to obtain a knot array difference value set, and determining the knot array combination value corresponding to the minimum difference value in the knot array difference value set as the target combination value;
step S500, when the minimum difference value is less than or equal to the minimum array combination value in the array combination value set, at least one determined target combination value is obtained.
Step S600, adjusting the target operating frequency within a preset frequency range, so that the josephson junction array corresponding to at least one target combination value outputs a target voltage value.
The Josephson junction array is an array formed by a plurality of Josephson junctions (Josephson junctions), wherein the Josephson junctions, also called as superconducting tunnel junctions, are generally a structure formed by two superconductor clamps with a thin barrier layer (thickness is less than or equal to coherence length of a Cooper electron pair). The target operating frequency is the operating frequency of the josephson junction array. The target junction number refers to the number of junctions of the Josephson junction array obtained by calculation under the target working frequency and the expected output voltage. The binary system refers to a counting method with carry, for example, binary, ternary, decimal, hexadecimal, etc. The array combination value set refers to an array formed by acquired numerical values of different systems. The preset frequency range refers to a range of values for adjusting the target operating frequency, for example, a range of plus or minus 100MHz, 1000MHz centered on the target operating frequency.
Specifically, firstly, the working frequency required by the josephson junction array is determined to obtain the target working frequency. And determining the voltage expected to be output by the Josephson junction array to obtain a target voltage value. And under the condition of obtaining the target working frequency and the target voltage value, calculating the junction number of the corresponding Josephson junction array to obtain the target junction number. And simultaneously, acquiring at least one numerical sequence in a binary system or a ternary system, and performing interpolation processing on the at least one numerical sequence to form a combined array value set. For example, at least one of the series of ternary numbers 4, 12, 36, 108, 324, 972, 2916, 8748, and 18, 24, etc. may be inserted between the numbers 12 and 36 to form a new set of combined array values 4, 12, 18, 24, 36, 108, 324, 972, 2916, 8748, or inserted between other numbers to form a new set of combined array values, to provide a fine-grained division of the numbers for subsequent segmentation of the josephson array to obtain the target combined value. And then, subtracting each array combination value in the array combination value set from the target number to obtain an array difference value set, determining the array combination value corresponding to the minimum difference value in the array difference value set as the target combination value, replacing the target number with the minimum difference value, returning to execute subtracting each array combination value in the array combination value set from the target number to obtain an array difference value set, determining the array combination value corresponding to the minimum difference value in the array difference value set as the target combination value to obtain a new target combination value, and obtaining at least one determined target combination value until the minimum difference value is less than or equal to the minimum array combination value in the array combination value set. And connecting the corresponding Josephson junctions according to the at least one target combination value to obtain the corresponding Josephson junction array, and adjusting the target working frequency within a preset frequency range to enable the Josephson junction array corresponding to the at least one target combination value to output a target voltage value.
According to the Josephson junction array voltage output method, the junction number of the Josephson junction array corresponding to the target voltage value is obtained under the target working frequency, the target junction number is obtained, at least one numerical sequence in a binary system or a ternary system is obtained, interpolation processing is carried out on the at least one numerical sequence, and a junction array combined value set is obtained. The method comprises the steps of obtaining a combined value set of the arrays by subtracting each combined value of the combined values of the arrays from a target number of the arrays, determining the combined value of the arrays corresponding to the minimum difference value in the combined value set of the arrays as the target combined value, replacing the target number with the minimum difference value, returning to execute the operation of subtracting each combined value of the combined values of the arrays from the target number of the arrays to obtain a combined value set of the arrays, and determining the combined value of the arrays corresponding to the minimum difference value in the combined value set of the arrays as the target combined value; and obtaining the determined at least one target combination value until the minimum difference value is less than or equal to the minimum combination value in the combination value set. And finally, adjusting the target working frequency within a preset frequency range to enable the Josephson junction array corresponding to at least one target combination value to output a target voltage value. Therefore, at least one numerical sequence corresponding to the system and the corresponding interpolation sequence array combined value set can be adopted, and at least one target combined value capable of accurately expressing a target voltage value is determined on the fine granularity.
In one embodiment, one possible implementation of step S100 includes:
acquiring a target voltage value; and inputting the target voltage value and the target working frequency into a preset Josephson junction voltage reference model to obtain the target junction number.
The Josephson junction voltage reference model is a model for determining the relation among the working frequency, the output voltage and the number of Josephson junctions of the Josephson junction array. After any two of the operating frequency, output voltage and josephson junction number are determined, the other unknown quantity can be determined by a josephson junction voltage reference model.
Specifically, a target voltage value and a target working frequency of the expected output voltage are obtained, the target voltage value and the target working frequency are input into a preset Josephson junction voltage reference model, and the target junction number is determined.
In an example, if the target operating frequency of the josephson junction array is 19GHz and the target voltage value of the desired output voltage is 0.4 v, the target operating frequency of 19GHz and the target voltage value of 0.4 v are input into the josephson junction voltage reference model, so that the target junction number of 10300 can be obtained.
In the above embodiment, the target voltage value is obtained; and inputting the target voltage value and the target working frequency into a preset Josephson junction voltage reference model to obtain the target junction number. And providing a data source for subsequently determining the target combination value of the corresponding Josephson junction array according to the target junction number, so that at least one target combination value can be subsequently determined according to the target junction number to obtain the Josephson junction array capable of outputting the expected voltage value.
In one embodiment, as shown in fig. 2, a schematic flow chart of an implementable step S300 includes:
and S310, if the target knot number is a positive number, subtracting the array combination value in the array combination value set from the target knot number to obtain an array difference value set, and determining the array combination value corresponding to the minimum difference value as the target combination value.
Step S320, if the target knot number is a negative number, the target knot number is added to the array combination value in the array combination value set to obtain an array difference value set, and the array combination value corresponding to the minimum difference value is determined as the target combination value.
Specifically, a method for determining a difference value between a target knot number and a combined array value in a combined array value set is distinguished according to the positive and negative conditions of the target knot number, if the target knot number is a positive number, the combined array value in the combined array value set is subtracted from the target knot number to obtain a combined array difference value set, and a combined array value corresponding to the minimum difference value in the combined array value set is determined as a target combined value; and if the target knot number is a negative number, adding the target knot number to the array combination value in the array combination value set, wherein the addition number is a negative value, which is equivalent to obtaining the difference value between the target knot number and the array combination value in the array combination value set to obtain an array difference value set, and determining the array combination value corresponding to the minimum difference value as the target combination value.
In the above embodiment, the method for calculating the difference between the specific target junction number and the junction array combination value in the junction array combination value set is determined according to the positive and negative conditions of the target junction number, so that a data basis can be provided for accurately determining the expected output voltage of the josephson junction array, and the expected voltage value can be accurately output subsequently on the basis of the obtained target combination value.
In one embodiment, as shown in fig. 3, a schematic flow chart of an implementable step S500 includes:
step S510, when the minimum difference is smaller than or equal to the minimum lattice combination value in the lattice combination value set, obtaining at least one determined lattice difference value set.
Step S520, determining the combined value corresponding to the minimum difference value in at least one combined value set as at least one target combined value; wherein each of the knot matrix difference sets corresponds to a minimum difference and a target combination value.
Specifically, the target node number is replaced by the minimum difference value, the step of subtracting each node array combination value in the node array combination value set from the target node number is executed in a return mode to obtain a node array difference value set, each node array combination value in the node array combination value set is subtracted from the new target node number to obtain the node array difference value set again until the minimum difference value is smaller than or equal to the minimum node array combination value in the node array combination value set to obtain at least one node array difference value set. And determining the minimum difference value in each junction array difference value set from the obtained at least one junction array difference value set, and determining a junction array combination value corresponding to the minimum difference value in the at least one junction array difference value set as at least one target combination value.
Optionally, before replacing the target number of junctions with the minimum difference value, deleting the array combination values that are greater than or equal to the target combination value in the array combination value set, to obtain an updated array combination value set.
Specifically, before replacing the target number of nodes with the minimum difference value, deleting the node array combination values which are greater than or equal to the target combination value in the node array combination value set to obtain an updated node array combination value set. And the node array combination values in the updated node array combination value set are all smaller than or equal to the target combination value, so that the new target combination value is decomposed for the subsequent process.
Optionally, if the minimum difference is greater than the sum of all the joint array combination values in the updated joint array combination value set, the joint array combination value corresponding to the next minimum difference in at least one joint array difference value set is determined as at least one target combination value.
Illustratively, the target junction number is added or subtracted to each junction array combination value in the junction array combination value set, and the addition is performed if the target junction number is negative and the subtraction is performed if the target junction number is positive, resulting in a junction array difference value set. Searching a combined value of the array corresponding to the minimum difference value in the combined value set after addition and subtraction, determining the combined value of the array as a target combined value, and deleting the combined value of the array and elements larger than the combined value of the array from the combined value set of the array. And taking the minimum difference value after subtraction as the target knot number, and repeating the addition and subtraction process. If the absolute value of the minimum difference is greater than the sum of the remaining array combined values in the array combined value set, the second minimum difference (the second minimum difference) subtracted in the previous step is reversely found until the subtracted minimum difference is smaller than or equal to the minimum array combined value in the array combined value set or smaller than any one of the minimum array combined value and the second minimum array combined value. Alternatively, when the selected bin is ternary, the minimum junction array combination value may be 3, 4, or 5. And determining the target combination value obtained in each step as at least one target combination value.
In the above embodiment, until the minimum difference is less than or equal to the minimum lattice combination value in the lattice combination value set, at least one determined lattice difference value set is obtained; determining a combined value of the at least one combined array corresponding to the minimum difference value in the combined set of the at least one combined array difference value as at least one target combined value; wherein each of the knot matrix difference sets corresponds to a minimum difference and a target combination value. Therefore, at least one target combination value which corresponds to the target junction number and can accurately express the target voltage value can be determined, and finally the Josephson junction array corresponding to the at least one target combination value can accurately output the expected voltage value.
In one embodiment, as shown in fig. 4, a schematic flow chart of an implementable step S600 includes:
step S610, obtaining a josephson junction corresponding to the at least one target combination value, and obtaining at least one target josephson junction.
And step S620, connecting at least one target Josephson junction to obtain a target Josephson junction array.
Step S630, adjusting the target operating frequency within a preset frequency range to enable the target josephson junction array to output a target voltage value.
Specifically, according to the target combination value, the corresponding josephson junction is searched, and at least one target combination value corresponds to at least one target josephson junction. When at least one target Josephson junction is connected into a target Josephson junction array, when a plurality of Josephson junctions exist, the plurality of Josephson junctions are connected to obtain a Josephson junction array, and when only one Josephson junction exists, the Josephson junction is equivalent to the finally needed Josephson junction array. Since the at least one target combination value found in one or more of the bins may not accurately reproduce the target junction number, the target josephson junction array determined by the at least one target josephson junction may also not reproduce the josephson junction array to which the target voltage value should correspond. Therefore, in order to enable the target Josephson junction array to output the target voltage value, the target working frequency can be adjusted within a preset frequency range, and the adjustment of the output voltage is realized by changing the working frequency of the Josephson junction array so as to obtain the expected target voltage value.
In the above embodiment, at least one target josephson junction is obtained by obtaining a josephson junction corresponding to at least one target combination value, the at least one target josephson junction is connected to obtain a target josephson junction array, and the target operating frequency is adjusted within a preset frequency range, so that the target josephson junction array outputs a target voltage value. Thereby enabling the Josephson junction array corresponding to at least one target combination value to accurately output a desired voltage value.
In one embodiment, a flowchart of a method for determining at least one target combination value is illustrated in fig. 5, which is a typical ternary programmable josephson junction array segment. Wherein the target operating frequency is 19GHz, the target voltage value (the voltage value desired to be output) is 0.4 volt, the target number of junctions is 10300, and the set of ternary corresponding junction array combined values is 4, 12, 36, 108, 324, 972, 2916, 8748. Specifically, the target number of nodes is subtracted from the array combination value set to find 1552 and the corresponding array combination value 8748 as the minimum difference (10300-. Since 1552 is greater than the sum of 4, 12, 36, 108, 324, 972, the resultant combination 2916 corresponding to the next smallest difference is found in reverse, and the above steps are repeated to obtain at least one target combination 8748, 2916, -972, -324, -108, 36, 4. Alternatively, the array combination value set may be a set formed by arrays corresponding to a single system, or may be a set formed by arrays corresponding to multiple systems.
Alternatively, as shown in fig. 6, the voltage output diagram corresponding to the target voltage value is shown, wherein the target operating frequency is 19GHz, the target voltage value (voltage value of the desired output) is 1.23456 v, the target junction number is 31422.7, and at least one target combination value is 8748, 8746, 7828, -2916, 324, -36, -12, -4. The actual operating frequency after adjustment of the target operating frequency is 18.9979833.
In the above embodiments, at least one target combination value capable of accurately expressing a target voltage value is determined in one or more binary forms, the method is not limited to a specific value of a desired output voltage, nor to a specific numerical segmentation degree of the binary form, and the josephson junction array corresponding to at least one subsequent target combination value can accurately output the desired voltage value.
It should be understood that although the various steps of the flow diagrams in fig. 1-4 are shown in order as indicated by the arrows, the steps are not necessarily performed in order as indicated by the arrows. The steps are not performed in the exact order shown and described, and may be performed in other orders, unless explicitly stated otherwise. Moreover, at least some of the steps in fig. 1-4 may include multiple steps or multiple stages, which are not necessarily performed at the same time, but may be performed at different times, which are not necessarily performed in sequence, but may be performed in turn or alternately with other steps or at least some of the other steps.
In one embodiment, as shown in fig. 7, there is provided a josephson junction array voltage output apparatus including: a first data acquisition module 701, a second data acquisition module 702, a first combined value determination module 703, a combined value cycle determination module 704, a second combined value determination module 705, and a voltage output module 706, wherein:
a first data obtaining module 701, configured to obtain, at a target operating frequency, a junction number of a josephson junction array corresponding to a target voltage value, to obtain a target junction number; wherein the target voltage value is a voltage value expected to be output;
a second data obtaining module 702, configured to obtain at least one numerical sequence in a binary system or a ternary system, and perform interpolation processing on the at least one numerical sequence to obtain a matrix combination value set;
a first combination value determining module 703, configured to perform a difference between each of the combination values in the combination value set and a target number to obtain a combination value set, and determine a combination value corresponding to a minimum difference value in the combination value set as a target combination value;
a combined value cycle determination module 704, configured to replace the target number of nodes with the minimum difference value, return to execute the difference between each combined value in the combined value set of nodes and the target number of nodes to obtain a combined value set of nodes, and determine the combined value corresponding to the minimum difference value in the combined value set of nodes as the target combined value;
a second combination value determining module 705, configured to obtain at least one determined target combination value until the minimum difference is less than or equal to a minimum combination value in the combination value set;
and a voltage output module 706, configured to adjust the target operating frequency within a preset frequency range, so that the josephson junction array corresponding to at least one target combination value outputs a target voltage value.
In one embodiment, the first data obtaining module 701 is further configured to obtain a target voltage value; and inputting the target voltage value and the target working frequency into a preset Josephson junction voltage reference model to obtain the target junction number.
In one embodiment, the first combination value determining module 703 is further configured to subtract the array combination value in the array combination value set from the target number of nodes to obtain a combination difference value set if the target number of nodes is a positive number, and determine the array combination value corresponding to the minimum difference value as the target combination value; and if the target knot number is a negative number, adding the target knot number to the array combination value in the array combination value set to obtain an array difference value set, and determining the array combination value corresponding to the minimum difference value as the target combination value.
In one embodiment, the combination value cycle determining module 704 is further configured to delete the combination values greater than or equal to the target combination value in the combination value set, so as to obtain an updated combination value set.
In one embodiment, the second combination value determining module 705 is further configured to obtain at least one determined junction array difference value set until the minimum difference value is less than or equal to a minimum junction array combination value in the junction array combination value sets; determining a combined value of the at least one combined array corresponding to the minimum difference value in the combined set of the at least one combined array difference value as at least one target combined value; wherein each of the knot matrix difference sets corresponds to a minimum difference and a target combination value.
In one embodiment, the second combination value determining module 705 is further configured to determine, as the at least one target combination value, the junction array combination value corresponding to the second smallest difference value in the at least one junction array difference value set if the smallest difference value is greater than the sum of all junction array combination values in the updated junction array combination value set.
In one embodiment, the voltage output module 705 is further configured to obtain a josephson junction corresponding to the at least one target combination value, and obtain at least one target josephson junction; connecting at least one target Josephson junction to obtain a target Josephson junction array; and adjusting the target working frequency within a preset frequency range to enable the target Josephson junction array to output a target voltage value.
For specific limitations of the josephson junction array voltage output device, reference may be made to the above limitations of the josephson junction array voltage output method, which are not described herein again. The modules in the josephson junction array voltage output device can be wholly or partially realized by software, hardware and a combination thereof. The modules can be embedded in a hardware form or independent from a processor in the computer device, and can also be stored in a memory in the computer device in a software form, so that the processor can call and execute operations corresponding to the modules.
In one embodiment, a computer device is provided, which may be a terminal, and its internal structure diagram may be as shown in fig. 8. The computer device includes a processor, a memory, a communication interface, a display screen, and an input device connected by a system bus. Wherein the processor of the computer device is configured to provide computing and control capabilities. The memory of the computer device comprises a nonvolatile storage medium and an internal memory. The non-volatile storage medium stores an operating system and a computer program. The internal memory provides an environment for the operation of an operating system and computer programs in the non-volatile storage medium. The communication interface of the computer device is used for carrying out wired or wireless communication with an external terminal, and the wireless communication can be realized through WIFI, an operator network, NFC (near field communication) or other technologies. The computer program is executed by a processor to implement a josephson junction array voltage output method. The display screen of the computer equipment can be a liquid crystal display screen or an electronic ink display screen, and the input device of the computer equipment can be a touch layer covered on the display screen, a key, a track ball or a touch pad arranged on the shell of the computer equipment, an external keyboard, a touch pad or a mouse and the like.
Those skilled in the art will appreciate that the architecture shown in fig. 8 is merely a block diagram of some of the structures associated with the disclosed aspects and is not intended to limit the computing devices to which the disclosed aspects apply, as particular computing devices may include more or less components than those shown, or may combine certain components, or have a different arrangement of components.
In one embodiment, a computer device is provided, comprising a memory and a processor, the memory having a computer program stored therein, the processor implementing the following steps when executing the computer program:
under the target working frequency, acquiring the junction number of the Josephson junction array corresponding to the target voltage value to obtain the target junction number; wherein the target voltage value is a voltage value expected to be output;
acquiring at least one numerical sequence in a binary system or a ternary system, and performing interpolation processing on the at least one numerical sequence to obtain a combined array value set;
the method comprises the steps that each array combination value in an array combination value set is differentiated from a target number to obtain an array difference value set, and the array combination value corresponding to the minimum difference value in the array difference value set is determined to be a target combination value;
replacing the target knot number with the minimum difference value, returning to execute the difference between each knot array combination value in the knot array combination value set and the target knot number to obtain a knot array difference value set, and determining the knot array combination value corresponding to the minimum difference value in the knot array difference value set as the target combination value;
obtaining at least one determined target combination value until the minimum difference is less than or equal to the minimum array combination value in the array combination value set;
and adjusting the target working frequency within a preset frequency range so that the Josephson junction array corresponding to at least one target combination value outputs a target voltage value.
In one embodiment, the processor, when executing the computer program, further performs the steps of: acquiring a target voltage value; and inputting the target voltage value and the target working frequency into a preset Josephson junction voltage reference model to obtain the target junction number.
In one embodiment, the processor, when executing the computer program, further performs the steps of: if the target knot number is a positive number, subtracting the array combination value in the array combination value set from the target knot number to obtain an array difference value set, and determining the array combination value corresponding to the minimum difference value as the target combination value; and if the target knot number is a negative number, adding the target knot number to the array combination value in the array combination value set to obtain an array difference value set, and determining the array combination value corresponding to the minimum difference value as the target combination value.
In one embodiment, the processor, when executing the computer program, further performs the steps of: and deleting the array combination value which is more than or equal to the target combination value in the array combination value set to obtain an updated array combination value set.
In one embodiment, the processor, when executing the computer program, further performs the steps of: obtaining at least one determined junction array difference set until the minimum difference is less than or equal to the minimum junction array combination value in the junction array combination value set; determining a combined value of the at least one combined array corresponding to the minimum difference value in the combined set of the at least one combined array difference value as at least one target combined value; wherein each of the knot matrix difference sets corresponds to a minimum difference and a target combination value.
In one embodiment, the processor, when executing the computer program, further performs the steps of: and if the minimum difference value is larger than the sum of all the joint array combination values in the updated joint array combination value set, determining the joint array combination value corresponding to the next minimum difference value in at least one joint array difference value set as at least one target combination value.
In one embodiment, the processor, when executing the computer program, further performs the steps of: acquiring a Josephson junction corresponding to at least one target combination value to obtain at least one target Josephson junction; connecting at least one target Josephson junction to obtain a target Josephson junction array; and adjusting the target working frequency within a preset frequency range to enable the target Josephson junction array to output a target voltage value.
In one embodiment, a computer-readable storage medium is provided, having a computer program stored thereon, which when executed by a processor, performs the steps of:
under the target working frequency, acquiring the junction number of the Josephson junction array corresponding to the target voltage value to obtain the target junction number; wherein the target voltage value is a voltage value expected to be output;
acquiring at least one numerical sequence in a binary system or a ternary system, and performing interpolation processing on the at least one numerical sequence to obtain a combined array value set;
the method comprises the steps that each array combination value in an array combination value set is differentiated from a target number to obtain an array difference value set, and the array combination value corresponding to the minimum difference value in the array difference value set is determined to be a target combination value;
replacing the target knot number with the minimum difference value, returning to execute the difference between each knot array combination value in the knot array combination value set and the target knot number to obtain a knot array difference value set, and determining the knot array combination value corresponding to the minimum difference value in the knot array difference value set as the target combination value;
obtaining at least one determined target combination value until the minimum difference is less than or equal to the minimum array combination value in the array combination value set;
and adjusting the target working frequency within a preset frequency range so that the Josephson junction array corresponding to at least one target combination value outputs a target voltage value.
In one embodiment, the computer program when executed by the processor further performs the steps of: acquiring a target voltage value; and inputting the target voltage value and the target working frequency into a preset Josephson junction voltage reference model to obtain the target junction number.
In one embodiment, the computer program when executed by the processor further performs the steps of: if the target knot number is a positive number, subtracting the array combination value in the array combination value set from the target knot number to obtain an array difference value set, and determining the array combination value corresponding to the minimum difference value as the target combination value; and if the target knot number is a negative number, adding the target knot number to the array combination value in the array combination value set to obtain an array difference value set, and determining the array combination value corresponding to the minimum difference value as the target combination value.
In one embodiment, the computer program when executed by the processor further performs the steps of: and deleting the array combination value which is more than or equal to the target combination value in the array combination value set to obtain an updated array combination value set.
In one embodiment, the computer program when executed by the processor further performs the steps of: obtaining at least one determined junction array difference set until the minimum difference is less than or equal to the minimum junction array combination value in the junction array combination value set; determining a combined value of the at least one combined array corresponding to the minimum difference value in the combined set of the at least one combined array difference value as at least one target combined value; wherein each of the knot matrix difference sets corresponds to a minimum difference and a target combination value.
In one embodiment, the computer program when executed by the processor further performs the steps of: and if the minimum difference value is larger than the sum of all the joint array combination values in the updated joint array combination value set, determining the joint array combination value corresponding to the next minimum difference value in at least one joint array difference value set as at least one target combination value.
In one embodiment, the computer program when executed by the processor further performs the steps of: acquiring a Josephson junction corresponding to at least one target combination value to obtain at least one target Josephson junction; connecting at least one target Josephson junction to obtain a target Josephson junction array; and adjusting the target working frequency within a preset frequency range to enable the target Josephson junction array to output a target voltage value.
It will be understood by those skilled in the art that all or part of the processes of the methods of the embodiments described above can be implemented by hardware instructions of a computer program, which can be stored in a non-volatile computer-readable storage medium, and when executed, can include the processes of the embodiments of the methods described above. Any reference to memory, storage, database or other medium used in the embodiments provided herein can include at least one of non-volatile and volatile memory. Non-volatile Memory may include Read-Only Memory (ROM), magnetic tape, floppy disk, flash Memory, optical storage, or the like. Volatile Memory can include Random Access Memory (RAM) or external cache Memory. By way of illustration and not limitation, RAM can take many forms, such as Static Random Access Memory (SRAM) or Dynamic Random Access Memory (DRAM), among others.
The technical features of the above embodiments can be arbitrarily combined, and for the sake of brevity, all possible combinations of the technical features in the above embodiments are not described, but should be considered as the scope of the present specification as long as there is no contradiction between the combinations of the technical features.
The above-mentioned embodiments only express several embodiments of the present application, and the description thereof is more specific and detailed, but not construed as limiting the scope of the invention. It should be noted that, for a person skilled in the art, several variations and modifications can be made without departing from the concept of the present application, which falls within the scope of protection of the present application. Therefore, the protection scope of the present patent shall be subject to the appended claims.
Claims (10)
1. A method of josephson junction array voltage output, the method comprising:
under the target working frequency, acquiring the junction number of the Josephson junction array corresponding to the target voltage value to obtain the target junction number; wherein the target voltage value is a voltage value expected to be output;
acquiring at least one numerical value sequence in a binary system or a ternary system, and performing interpolation processing on the at least one numerical value sequence to obtain a combined array value set;
subtracting each array combination value in the array combination value set from the target number to obtain an array difference value set, and determining the array combination value corresponding to the minimum difference value in the array difference value set as a target combination value;
replacing the target knot number with the minimum difference value, returning to execute the difference between each knot array combination value in the knot array combination value set and the target knot number to obtain a knot array difference value set, and determining the knot array combination value corresponding to the minimum difference value in the knot array difference value set as a target combination value;
obtaining at least one determined target combination value until the minimum difference is less than or equal to the minimum combination value in the set of combination values;
and adjusting the target working frequency within a preset frequency range so that the Josephson junction array corresponding to the at least one target combination value outputs the target voltage value.
2. The method of claim 1, wherein obtaining the number of josephson junctions corresponding to the target voltage value at the target operating frequency to obtain a target junction number comprises:
acquiring the target voltage value;
and inputting the target voltage value and the target working frequency into a preset Josephson junction voltage reference model to obtain the target junction number.
3. The method according to claim 1, wherein the subtracting each of the array combination values in the array combination value set from the target number of the nodes to obtain an array difference value set, and determining the array combination value corresponding to a minimum difference value in the array difference value set as the target combination value comprises:
if the target knot number is a positive number, subtracting a joint array combination value in the joint array combination value set from the target knot number to obtain a joint array difference value set, and determining the joint array combination value corresponding to the minimum difference value as the target combination value;
and if the target knot number is a negative number, adding a knot array combination value in the knot array combination value set to the target knot number to obtain the knot array difference value set, and determining the knot array combination value corresponding to the minimum difference value as the target combination value.
4. The method of claim 1, wherein said replacing the target number of junctions with the minimum difference value comprises:
and deleting the array combination value which is more than or equal to the target combination value in the array combination value set to obtain an updated array combination value set.
5. The method of claim 1, wherein obtaining the determined at least one target combination value until the minimum difference value is less than or equal to a minimum combination value in the set of combination values comprises:
obtaining at least one determined junction array difference set until the minimum difference is less than or equal to the minimum junction array combination value in the junction array combination value set;
determining the combined value corresponding to the minimum difference value in the at least one combined value set as the at least one target combined value; wherein each said set of junction matrix differences corresponds to a minimum difference and a target combination value.
6. The method according to claim 5, wherein the determining the combined value of the at least one combined matrix corresponding to the minimum difference value in the at least one combined matrix difference value set as the at least one target combined value comprises:
and if the minimum difference is greater than the sum of all the joint array combination values in the updated joint array combination value set, determining the joint array combination value corresponding to the next minimum difference in the at least one joint array difference value set as the at least one target combination value.
7. The method of claim 1, wherein the adjusting the target operating frequency within a preset frequency range to enable the josephson junction array corresponding to the at least one target combination value to output a target voltage value comprises:
acquiring a Josephson junction corresponding to the at least one target combination value to obtain at least one target Josephson junction;
connecting the at least one target Josephson junction to obtain a target Josephson junction array;
adjusting the target working frequency within the preset frequency range to enable the target Josephson junction array to output the target voltage value.
8. A josephson junction array voltage output apparatus, the apparatus comprising:
the first data acquisition module is used for acquiring the junction number of the Josephson junction array corresponding to the target voltage value under the target working frequency to obtain the target junction number; wherein the target voltage value is a voltage value expected to be output;
the second data acquisition module is used for acquiring at least one numerical value sequence in a binary system or a ternary system and carrying out interpolation processing on the at least one numerical value sequence to obtain a combined array value set;
a first combination value determining module, configured to perform a difference between each of the combination values in the combination value set and the target number to obtain a combination value set, and determine a combination value corresponding to a minimum difference value in the combination value set as a target combination value;
a combined value cycle determination module, configured to replace the target knot number with the minimum difference value, return to execute a difference operation between each knot array combined value in the knot array combined value set and the target knot number to obtain a knot array difference value set, and determine a knot array combined value corresponding to the minimum difference value in the knot array difference value set as a target combined value;
a second combination value determining module, configured to obtain at least one determined target combination value until the minimum difference value is less than or equal to a minimum combination value in the combination value set;
and the voltage output module is used for adjusting the target working frequency within a preset frequency range so that the Josephson junction array corresponding to the at least one target combination value outputs the target voltage value.
9. A computer device comprising a memory and a processor, the memory storing a computer program, characterized in that the processor, when executing the computer program, implements the steps of the method of any of claims 1 to 7.
10. A computer-readable storage medium, on which a computer program is stored, which, when being executed by a processor, carries out the steps of the method of any one of claims 1 to 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011608023.2A CN112632894B (en) | 2020-12-30 | 2020-12-30 | Josephson junction array voltage output method, apparatus, device and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011608023.2A CN112632894B (en) | 2020-12-30 | 2020-12-30 | Josephson junction array voltage output method, apparatus, device and storage medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112632894A true CN112632894A (en) | 2021-04-09 |
| CN112632894B CN112632894B (en) | 2021-11-23 |
Family
ID=75286541
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011608023.2A Active CN112632894B (en) | 2020-12-30 | 2020-12-30 | Josephson junction array voltage output method, apparatus, device and storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112632894B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114153257A (en) * | 2021-11-18 | 2022-03-08 | 国网陕西省电力公司营销服务中心(计量中心) | Two-way programmable Josephson voltage driving method and device thereof |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106771556A (en) * | 2016-12-23 | 2017-05-31 | 中国计量科学研究院 | A kind of AC power difference measurement system and method based on quantum techniques |
| CN110673523A (en) * | 2019-09-24 | 2020-01-10 | 中国计量科学研究院 | Josephson junction array driving method combining balanced ternary and index algorithm |
| WO2020152393A1 (en) * | 2019-01-24 | 2020-07-30 | Teknologian Tutkimuskeskus Vtt Oy | Josephson traveling wave parametric amplifier |
| CN111628072A (en) * | 2020-05-22 | 2020-09-04 | 中国计量科学研究院 | Josephson junction array bias combination calculation method, electronic device and medium |
-
2020
- 2020-12-30 CN CN202011608023.2A patent/CN112632894B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106771556A (en) * | 2016-12-23 | 2017-05-31 | 中国计量科学研究院 | A kind of AC power difference measurement system and method based on quantum techniques |
| WO2020152393A1 (en) * | 2019-01-24 | 2020-07-30 | Teknologian Tutkimuskeskus Vtt Oy | Josephson traveling wave parametric amplifier |
| CN110673523A (en) * | 2019-09-24 | 2020-01-10 | 中国计量科学研究院 | Josephson junction array driving method combining balanced ternary and index algorithm |
| CN111628072A (en) * | 2020-05-22 | 2020-09-04 | 中国计量科学研究院 | Josephson junction array bias combination calculation method, electronic device and medium |
Non-Patent Citations (3)
| Title |
|---|
| A. RÜFENACHT 等: "recision sampling measurements using ac programmable Josephson voltage standards", 《REVIEW OF SCIENTIFIC INSTRUMENTS》 * |
| 曹文会 等: "约瑟夫森结特性测试平台的设计与实现", 《仪器仪表学报》 * |
| 贾正森 等: "基于约瑟夫森电压标准的交流电压测量精度研究", 《第十八届中国科协年会——分3 计量测试技术及仪器学术研讨会论文集》 * |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114153257A (en) * | 2021-11-18 | 2022-03-08 | 国网陕西省电力公司营销服务中心(计量中心) | Two-way programmable Josephson voltage driving method and device thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112632894B (en) | 2021-11-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Henderson | Estimation for nonhomogeneous Poisson processes from aggregated data | |
| CN112632894B (en) | Josephson junction array voltage output method, apparatus, device and storage medium | |
| CN113946986A (en) | Method and device for evaluating average time before product failure based on accelerated degradation test | |
| EP3729317A1 (en) | A computer-implemented method of applying a first function to each data element in a data set, and a worker node for implementing the same | |
| CN114462723B (en) | Cloud layer migration minute-level photovoltaic power prediction method based on high-altitude wind resource influence | |
| CN114359563A (en) | Model training method and device, computer equipment and storage medium | |
| CN115689018A (en) | Material demand prediction method, device, equipment, storage medium and program product | |
| CN110457361B (en) | Feature data acquisition method, device, computer equipment and storage medium | |
| CN113918437A (en) | User behavior data analysis method and device, computer equipment and storage medium | |
| CN111008311A (en) | Complex network node importance evaluation method and device based on neighborhood weak connection | |
| CN113064674A (en) | Method and device for expanding state machine logic, storage medium and electronic device | |
| CN115481168A (en) | Monitoring data acquisition method and device, computer equipment and storage medium | |
| CN115221852A (en) | Vxe-table based dynamic calculation table implementation method, device and computer equipment | |
| CN114492905A (en) | Customer appeal rate prediction method and device based on multi-model fusion and computer equipment | |
| CN111105144A (en) | Data processing method and device and target object risk monitoring method | |
| CN114494315B (en) | Tunnel cross section feature extraction method, device, equipment and storage medium | |
| CN113468187B (en) | Multi-party data integration method and device, computer equipment and storage medium | |
| US20240119109A1 (en) | Methods and systems for time-affecting linear pathway (talp) extensions | |
| CN115877099A (en) | Elevator current processing method, device, computer equipment and storage medium | |
| JPH07130820A (en) | Method of device simulation and device simulator | |
| CN114417449A (en) | Wall intersection processing method and device, computer equipment and storage medium | |
| CN115409070A (en) | Method, device and equipment for determining critical point of discrete data sequence | |
| CN114564689A (en) | Data processing method, data processing device, computer equipment and storage medium | |
| JPH05266058A (en) | Numerical value storing system | |
| CN115310270A (en) | Multi-system integrated simulation method and device, computer equipment and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |