CN112613616A - Architecture of superconducting quantum computer and information processing method - Google Patents
Architecture of superconducting quantum computer and information processing method Download PDFInfo
- Publication number
- CN112613616A CN112613616A CN202110011020.9A CN202110011020A CN112613616A CN 112613616 A CN112613616 A CN 112613616A CN 202110011020 A CN202110011020 A CN 202110011020A CN 112613616 A CN112613616 A CN 112613616A
- Authority
- CN
- China
- Prior art keywords
- temperature
- low
- signal
- interval
- room temperature
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000003672 processing method Methods 0.000 title claims abstract description 12
- 230000010365 information processing Effects 0.000 title claims abstract description 10
- 238000004891 communication Methods 0.000 claims abstract description 40
- 239000002096 quantum dot Substances 0.000 claims description 19
- 230000005540 biological transmission Effects 0.000 claims description 17
- 238000001514 detection method Methods 0.000 claims description 17
- 238000012545 processing Methods 0.000 claims description 16
- 238000000034 method Methods 0.000 claims description 8
- 230000008569 process Effects 0.000 claims description 8
- 230000004044 response Effects 0.000 claims description 8
- 230000008054 signal transmission Effects 0.000 claims description 7
- 238000004458 analytical method Methods 0.000 claims description 6
- 230000002238 attenuated effect Effects 0.000 claims description 3
- 238000004364 calculation method Methods 0.000 claims description 3
- 239000002184 metal Substances 0.000 claims description 3
- 239000013307 optical fiber Substances 0.000 claims description 3
- 239000004065 semiconductor Substances 0.000 claims description 3
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 239000004615 ingredient Substances 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000001737 promoting effect Effects 0.000 description 1
- 238000005057 refrigeration Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N10/00—Quantum computing, i.e. information processing based on quantum-mechanical phenomena
Landscapes
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Mathematical Analysis (AREA)
- Computing Systems (AREA)
- Evolutionary Computation (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computational Mathematics (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Data Mining & Analysis (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Software Systems (AREA)
- Artificial Intelligence (AREA)
- Superconductor Devices And Manufacturing Methods Thereof (AREA)
- Containers, Films, And Cooling For Superconductive Devices (AREA)
- Logic Circuits (AREA)
Abstract
A system architecture and information processing method of a superconducting quantum computer, the system architecture includes: the system comprises a temperature-controllable cryogenic device, a superconducting quantum processor, a cryogenic electronic functional unit, a room temperature terminal and a cryogenic-room temperature communication link. The superconducting quantum processor is arranged in the cryogenic equipment and works in a first temperature interval of mK magnitude. The low-temperature electronic functional unit is arranged in the low-temperature equipment and works in a second temperature interval, the minimum value of the second temperature interval is higher than the maximum value of the first temperature interval, or the maximum value of the second temperature interval is higher than the maximum value of the first temperature interval, and the second temperature interval is overlapped with the first temperature interval. The room temperature terminal is in a third temperature interval, and the maximum value of the second temperature interval is smaller than the minimum value of the third temperature interval. The room temperature terminal and the low temperature electronic functional unit communicate through a low temperature-room temperature communication link.
Description
Technical Field
The disclosure belongs to the technical field of quantum computing, and relates to a framework of a superconducting quantum computer and an information processing method.
Background
In the field of superconducting quantum computers, although related technologies have been developed for decades, the practical development speed is not fast due to high threshold and great technical difficulty. With the rapid advance of the related technologies in recent years, the practical application of the superconducting quantum computer is advanced. However, there is no clear superconducting quantum computer framework to guide or standardize the formation of the superconducting quantum computer in the process.
The inventor finds the following technical problems in the prior art in the process of implementing the technical concept of the present disclosure: the typical architecture of the superconducting quantum computer is to arrange a control system in a normal-temperature (room-temperature) environment, after a large amount of control signals are generated in a room-temperature area, the signals are sent into a low-temperature area step by step through signal lines, so that a large amount of high-frequency analog signal transmission lines are occupied, the wiring positions of a refrigerator are occupied, and meanwhile, because in most low-temperature areas, the materials of the signal lines are not superconducting, a large amount of heat leakage is formed, so that the refrigerator cannot achieve a good refrigeration effect due to heat leakage of lines, and the scale of the superconducting quantum computer is limited.
Disclosure of Invention
Technical problem to be solved
The present disclosure provides an architecture of a superconducting quantum computer and an information processing method to at least partially solve the technical problems set forth above.
(II) technical scheme
One aspect of the present disclosure provides a system architecture for a superconducting quantum computer. The system architecture comprises: the system comprises a temperature-controllable cryogenic device, a superconducting quantum processor, a cryogenic electronic functional unit, a room temperature terminal and a cryogenic-room temperature communication link. The temperature-controllable low-temperature equipment is used for providing low-temperature working temperatures in different intervals. The superconducting quantum processor is arranged in the cryogenic equipment and works in a first temperature interval of mK magnitude. The low-temperature electronic functional unit is arranged in the low-temperature equipment and works in a second temperature interval, the minimum value of the second temperature interval is higher than the maximum value of the first temperature interval, or the maximum value of the second temperature interval is higher than the maximum value of the first temperature interval, and the second temperature interval is overlapped with the first temperature interval. The room temperature terminal is in a third temperature interval, and the maximum value of the second temperature interval is smaller than the minimum value of the third temperature interval. The room temperature terminal and the low temperature electronic functional unit communicate through a low temperature-room temperature communication link.
According to an embodiment of the present disclosure, at least one of the low-temperature electronic function unit and the room-temperature terminal is configured to perform signal processing, the signal processing including: carrying out signal analysis on the acquired signals; and generating a new signal required for the operation of the superconducting quantum processor according to the result of the signal analysis.
According to an embodiment of the present disclosure, a low-room temperature communication link includes: the main circuit is a digital communication link and is used for realizing data transmission and instruction transmission; and an auxiliary circuit including an analog communication link and a power supply circuit for transmitting at least one of an accurate clock signal and a microwave signal of a GHz level within the cryogenic device and implementing power transmission within the cryogenic device. The digital communication link and the analog communication link include: signal transceiving components and physical media for signal transmission.
According to the embodiment of the disclosure, the signal transceiving component is respectively positioned in a first temperature interval, a second temperature interval, a third temperature interval and a fourth temperature interval between the second temperature interval and the third temperature interval; the physical medium is connected between the signal transceiving parts in different temperature intervals, and the physical medium is one or the combination of the following: a metal cable, a circuit board, or an optical fiber.
According to an embodiment of the present disclosure, the low-room temperature communication link further comprises: a functional element for performing at least one of the following functions: heat is transferred with low-temperature equipment; the signal is amplified or attenuated to achieve signal matching between the signal transceiving components.
According to the embodiment of the disclosure, the room temperature terminal is used for receiving a user instruction, compiling the user instruction into a machine instruction and data, sending the machine instruction and data to the low-temperature electronic functional unit through the low-temperature-room temperature communication link, receiving a data result fed back by the low-temperature electronic functional unit, and storing and displaying the data result.
According to an embodiment of the present disclosure, the cryogenic electronic functional unit providing the required signals for operation of the superconducting quantum processor comprises at least one of: setting the signal of the quantum bit state, and reading the detection signal required by the quantum bit state.
According to an embodiment of the present disclosure, the low-temperature electronic functional unit is configured to perform at least one of the following functions:
issuing various control signals for driving the qubits;
emitting a detection signal required for reading the qubit state;
collecting a response signal of the quantum bit state to the detection signal;
analyzing and processing the instruction from the communication link to send out a control signal or a detection signal;
processing and calculating the data of the collected response signals;
and generating a control instruction of the next operation based on the data processing and the calculation result.
According to an embodiment of the present disclosure, the low-temperature electronic functional unit is: semiconductor process integrated circuits/chips, or superconducting electronic functional circuits/chips based on josephson junctions. The meaning of "/" in this disclosure means either.
A second aspect of the present disclosure provides an information processing method of a system architecture of a superconducting quantum computer. The processing method comprises the following steps: the room temperature terminal receives the user instruction, compiles the user instruction into a machine instruction and data, and transmits the machine instruction and data to the low-temperature electronic functional unit through the low-temperature-room temperature communication link; the low-temperature electronic function unit receives the instruction and the data from the room-temperature terminal and provides required signals for the work of the superconducting quantum processor according to the instruction and the data; the superconducting quantum processor works according to the signal provided by the low-temperature electronic functional unit; the low-temperature electronic function unit reads the quantum bit state of the superconducting quantum processor and feeds back the read result to the room temperature terminal; and the room temperature terminal receives the result fed back by the low-temperature electronic function unit, and displays and stores the result.
(III) advantageous effects
According to the technical scheme, the system architecture and the information processing method of the superconducting quantum computer have the following beneficial effects:
(1) by arranging the low-temperature electronic function unit in the low-temperature area, a) the transmission distance of control signals can be greatly reduced, the transmission time is saved, and a large amount of time is saved for operations such as real-time feedback control, data processing and the like of the superconducting quantum processor, b) signals can be provided for the work of the superconducting quantum processor based on the low-temperature electronic function unit, and compared with the existing framework, the capacity that the signals are wasted due to gradual attenuation from the room temperature side to the low temperature side can be greatly reduced, c) the low-temperature electronic function unit is arranged in low-temperature equipment, and the low-temperature electronic function unit working in the low-temperature environment can reduce the thermal noise to the maximum extent;
(2) wiring harnesses in low-temperature equipment are valuable resources, a) a low-temperature-room-temperature communication link is arranged, and a digital communication link is used as a main circuit, so that a large amount of control instructions and data are transmitted, the transmission of analog signals for transmitting instructions in the existing framework between room temperature and low temperature areas is saved, the resource consumption of the number of lines is reduced, and b) the problem that some signals which need huge power cannot be generated or are generated in the low temperature areas is also solved due to the arrangement of analog signal lines in auxiliary lines; c) the number of the whole circuits is effectively reduced, and the heat leakage condition of the system is greatly reduced.
Drawings
Fig. 1 is a schematic diagram of a system architecture of a superconducting quantum computer according to an embodiment of the present disclosure.
Fig. 2 is an application scenario example of a system architecture of a superconducting quantum computer according to an embodiment of the present disclosure.
[ notation ] to show
1-system architecture of superconducting quantum computers;
11-a temperature-controllable cryogenic device;
12-a superconducting quantum processor;
13-a low temperature electronic functional unit;
14-room temperature termination;
15-low temperature-room temperature communication link;
152-functional element.
Detailed Description
For the purpose of promoting a better understanding of the objects, aspects and advantages of the present disclosure, reference is made to the following detailed description taken in conjunction with the accompanying drawings.
An exemplary embodiment of the present disclosure provides a system architecture for a superconducting quantum computer.
Fig. 1 is a schematic diagram of a system architecture of a superconducting quantum computer according to an embodiment of the present disclosure.
Referring to fig. 1, a system architecture 1 of a superconducting quantum computer of the present disclosure includes: a temperature-controllable cryogenic device 11, a superconducting quantum processor 12, a cryogenic electronic function unit 13, a room temperature terminal 14, and a cryogenic-room temperature communication link 15.
The temperature-controllable cryogenic device 11 is used to provide cryogenic operating temperatures in different zones. The low-temperature equipment can be a cryostat, or other equipment capable of realizing controllable temperature regulation, and can realize the temperature in a low-temperature range, such as a temperature zone reaching the mK level.
Superconducting quantum processor 12 is disposed within cryogenic apparatus 11 and operates in a first temperature interval of the order of mK. For example, superconducting quantum processor 12 operates in a temperature range of 0.001K to 0.1K.
The low-temperature electronic functional unit 13 is disposed in the low-temperature equipment 11 and operates in a second temperature range, a minimum value of the second temperature range is higher than a maximum value of the first temperature range, or a maximum value of the second temperature range is higher than a maximum value of the first temperature range and the second temperature range overlaps with the first temperature range. Cryogenic electronic function unit 13 is used to provide the required signals for the operation of superconducting quantum processor 12. The electrical connection between superconducting quantum processor 12 and cryogenic electronic functional unit 13 is illustrated in fig. 1 by a double-headed arrow to enable transmission of signals. The second temperature interval may be 1K to 4.5K, both inclusive. The range of the second temperature range may vary, and in some cases, the second temperature range intersects with the first temperature range.
According to an embodiment of the present disclosure, providing the required signals for the operation of superconducting quantum processor 12 by cryogenic electronic functional unit 13 includes at least one of: setting the signal of the quantum bit state, and reading the detection signal required by the quantum bit state.
According to an embodiment of the present disclosure, the low-temperature electronic functional unit 13 is configured to implement at least one of the following functions:
issuing various control signals for driving the qubits;
emitting a detection signal required for reading the qubit state;
collecting a response signal of the quantum bit state to the detection signal;
analyzing and processing the instruction from the communication link to send out a control signal or a detection signal;
processing and calculating the data of the collected response signals;
and generating a control instruction of the next operation based on the data processing and the calculation result.
After the detection signal required for reading the quantum bit state is sent by the low-temperature electronic functional unit to detect the superconducting quantum processor, a response signal of the quantum bit state to the detection signal is generated and is collected by the low-temperature electronic functional unit. The process of emitting the detection signal required for reading the qubit state and the process of collecting the response signal of the qubit state to the detection signal form a detection loop.
The room temperature terminal 14 is in a third temperature interval, and the maximum value of the second temperature interval is smaller than the minimum value of the third temperature interval. The room temperature terminal and the low temperature electronic functional unit communicate through a low temperature-room temperature communication link.
According to an embodiment of the present disclosure, at least one of the low-temperature electronic function unit 13 and the room-temperature terminal 14 is configured to perform signal processing including: carrying out signal analysis on the acquired signals; and generating a new signal required for the operation of the superconducting quantum processor according to the result of the signal analysis.
Fig. 2 is an application scenario example of a system architecture of a superconducting quantum computer according to an embodiment of the present disclosure.
According to an embodiment of the present disclosure, referring to fig. 2, exemplarily, in a scenario, the cryogenic device 11 is a cryostat, the temperature inside the cryostat is 77K, the cryogenic electronic functional unit 13 is at 4K, and the superconducting quantum processor 12 is at 10 mK. The room temperature terminal 14 is in a room temperature environment at 300K + -5K. Of course, the temperature range or the temperature value is only an example, and may have a certain fluctuation and variation, which may be 1% to 5%.
The low-room temperature communication link 15 includes: the main circuit is a digital communication link and is used for realizing data transmission and instruction transmission; and an auxiliary circuit including an analog communication link and a power supply circuit for transmitting at least one of an accurate clock signal and a microwave signal of a GHz level within the cryogenic device and implementing power transmission within the cryogenic device. The digital communication link and the analog communication link include: signal transceiving components and physical media for signal transmission.
Referring to fig. 2, the cryogenic electronic functional unit 13 may perform signal conversion by a digital-to-analog converter (DAC) and/or an analog-to-digital converter (ADC), and is connected to the superconducting quantum processor 12. The superconducting quantum processor 12 and the cryogenic electronic functional unit 13 may transmit signals by analog signals. Illustratively, the low temperature electronic functional unit 13 may be used to issue various control signals for driving the qubits and to logically process the collected bit status signals. The signal transceiving component is, for example, an input/output module (IO module) illustrated in fig. 2, and the IO module may be an optical interface and/or a pure electrical interface. The IO module of the low-temperature electronic functional unit may be connected to the IO module of the room-temperature terminal 14 to realize signal transmission.
According to the embodiment of the present disclosure, the room temperature terminal 14 is configured to receive a user instruction, compile the user instruction into a machine instruction and data, and send the machine instruction and data to the low temperature electronic functional unit 13 through the low temperature-room temperature communication link.
According to the embodiment of the disclosure, the room temperature terminal 14 is also used for receiving the data result fed back by the low temperature electronic functional unit, and storing and displaying the data result.
According to the embodiment of the disclosure, the signal transceiving component is respectively positioned in a first temperature interval, a second temperature interval, a third temperature interval and a fourth temperature interval between the second temperature interval and the third temperature interval; the physical medium is connected between the signal transceiving parts in different temperature intervals, and the physical medium is one or the combination of the following: a metal cable, a circuit board, or an optical fiber.
According to an embodiment of the present disclosure, as shown with reference to fig. 2, the low-temperature-room-temperature communication link 15 further includes: functional element 152, functional element 152 is used to implement at least one of the following functions: heat is transferred with low-temperature equipment; the signal is amplified or attenuated to achieve signal matching between the signal transceiving components. For example, the functional element 152 is a heat sink type interface connector.
According to the embodiment of the present disclosure, the cryogenic electronic functional unit 13 may be an existing semiconductor process integrated circuit/chip, or may be a novel superconducting electronic functional circuit/chip based on a josephson junction, or may be other electronic devices capable of implementing at least one of the above functions.
The system architecture of the superconducting quantum computer in the embodiment of the disclosure arranges the low-temperature electronic function unit in the low-temperature region, on one hand, the transmission distance of the control signal can be greatly reduced, the transmission time is saved, a large amount of time is saved for operations such as real-time feedback control, data processing and the like of the superconducting quantum processor, and the system architecture can also provide signals for the work of the superconducting quantum processor based on the low-temperature electronic function unit, and compared with the existing architecture, the system architecture can greatly reduce a large amount of capacity wasted by gradual attenuation of the signals from the room temperature side to the low temperature side; on the other hand, the low-temperature electronic functional unit is arranged in the low-temperature equipment, so that the thermal noise can be reduced to the maximum extent by the low-temperature electronic functional unit which operates in a low-temperature environment.
The wiring harness in the low-temperature equipment is a valuable resource, and the transmission of a large number of control instructions and data is realized by arranging a low-temperature-room-temperature communication link and taking a digital communication link as a main circuit, so that the transmission of analog signals for transmitting instructions in the existing framework between a room temperature area and a low-temperature area is saved, and the resource consumption of the number of lines is reduced; the arrangement of the analog signal circuit in the auxiliary circuit also ensures the problem that some signals which cannot be generated in a low-temperature area or need huge power are provided; the number of the whole circuits is effectively reduced, and the heat leakage condition of the system is greatly reduced.
A second exemplary embodiment of the present disclosure provides an information processing method of a system architecture of a superconducting quantum computer. The processing method comprises the following operations: s21, S22, S23, S24 and S25.
The room temperature terminal receives the user command, compiles the user command into machine command and data, and transmits the machine command and data to the low temperature electronic function unit through the low temperature-room temperature communication link in operation S21.
In operation S22, the cryogenic electronic function unit receives the instructions and data from the room temperature terminal and provides the required signals for the operation of the superconducting quantum processor according to the instructions and data.
In operation S23, the superconducting quantum processor operates according to the signal provided by the cryogenic electronic function unit.
In operation S24, the cryogenic electronic function unit reads the qubit state of the superconducting quantum processor and feeds back the read result to the room temperature terminal.
The room temperature terminal receives the result fed back by the low temperature electronic function unit, and displays and stores the result in operation S25.
In summary, embodiments of the present disclosure provide a system architecture and an information processing method of a superconducting quantum computer, which can save the number of wires in a cryogenic device and greatly reduce system heat leakage by arranging a cryogenic electronic functional unit in a cryogenic region; meanwhile, effective transmission of signals on the room temperature side and the low temperature side is achieved based on the low temperature-room temperature communication link, transmission of analog signals used for transmitting instructions in the existing framework between the room temperature area and the low temperature area is saved, resource consumption of the number of lines is reduced, and the arrangement of analog signal lines in the auxiliary line also ensures that some signals which cannot be generated in the low temperature area or need huge power are provided.
It should be noted that the shapes and sizes of the respective components in the drawings do not reflect actual sizes and proportions, but merely illustrate contents of the embodiments of the present disclosure. Furthermore, in the claims, any reference signs placed between parentheses shall not be construed as limiting the claim.
Unless otherwise indicated, the numerical parameters set forth in the specification and attached claims are approximations that can vary depending upon the desired properties sought to be obtained by the present disclosure. In particular, all numbers expressing quantities of ingredients, reaction conditions, and so forth used in the specification and claims are to be understood as being modified in all instances by the term "about". Generally, the expression is meant to encompass variations of ± 10% in some embodiments, 5% in some embodiments, 1% in some embodiments, 0.5% in some embodiments by the specified amount.
Furthermore, the word "comprising" does not exclude the presence of elements or steps not listed in a claim. The word "a" or "an" preceding an element does not exclude the presence of a plurality of such elements.
The above-mentioned embodiments are intended to illustrate the objects, aspects and advantages of the present disclosure in further detail, and it should be understood that the above-mentioned embodiments are only illustrative of the present disclosure and are not intended to limit the present disclosure, and any modifications, equivalents, improvements and the like made within the spirit and principle of the present disclosure should be included in the scope of the present disclosure.
Claims (10)
1. A system architecture for a superconducting quantum computer, comprising:
the temperature-controllable low-temperature equipment is used for providing low-temperature working temperatures in different intervals;
the superconducting quantum processor is arranged in the low-temperature equipment and works in a first temperature interval of mK magnitude;
the low-temperature electronic function unit is arranged in the low-temperature equipment and works in a second temperature interval, the minimum value of the second temperature interval is higher than the maximum value of the first temperature interval, or the maximum value of the second temperature interval is higher than the maximum value of the first temperature interval, and the second temperature interval is overlapped with the first temperature interval;
the room temperature terminal is positioned in a third temperature interval, and the maximum value of the second temperature interval is smaller than the minimum value of the third temperature interval; and
and the room temperature terminal and the low-temperature electronic functional unit are communicated through the low-temperature-room temperature communication link.
2. The system architecture of claim 1, wherein at least one of the cryogenic electronic functional unit and the room temperature terminal is configured to perform signal processing, the signal processing comprising:
carrying out signal analysis on the acquired signals; and
and generating a new signal required for the operation of the superconducting quantum processor according to the result of the signal analysis.
3. The system architecture of claim 1, wherein the low-room temperature communication link comprises:
the main circuit is a digital communication link and is used for realizing data transmission and instruction transmission; and
an auxiliary circuit including an analog communication link and a power supply circuit for transmitting at least one of an accurate clock signal and a microwave signal of a GHz level within the cryogenic device and for implementing power transmission within the cryogenic device;
the digital communication link and the analog communication link comprise: signal transceiving components and physical media for signal transmission.
4. The system architecture of claim 3, wherein the signal transceiving components are respectively within the first temperature interval, the second temperature interval, the third temperature interval, and a fourth temperature interval between the second temperature interval and the third temperature interval;
the physical medium is connected between the signal transceiving components in different temperature intervals, and the physical medium is one or the combination of the following: a metal cable, a circuit board, or an optical fiber.
5. The system architecture of claim 3, wherein the low-room temperature communication link further comprises: a functional element for performing at least one of the following functions:
heat is transferred with the low-temperature equipment;
the signal is amplified or attenuated to achieve signal matching between the signal transceiving components.
6. The system architecture of claim 1, wherein the room temperature terminal is configured to receive user instructions, compile the user instructions into machine instructions and data, send the machine instructions and data to the low temperature electronic functional unit via the low temperature-room temperature communication link, receive data results fed back by the low temperature electronic functional unit, and store and display the data results.
7. The system architecture of claim 1, wherein the cryogenic electronic functional unit providing the required signals for operation of the superconducting quantum processor comprises at least one of: setting the signal of the quantum bit state, and reading the detection signal required by the quantum bit state.
8. The system architecture of claim 1, wherein the low temperature electronic functional unit is configured to perform at least one of the following functions:
issuing various control signals for driving the qubits;
emitting a detection signal required for reading the qubit state;
collecting a response signal of the quantum bit state to the detection signal;
analyzing and processing the instruction from the communication link to send out a control signal or a detection signal;
processing and calculating the data of the collected response signals;
and generating a control instruction of the next operation based on the data processing and the calculation result.
9. The system architecture of claim 1, wherein the low temperature electronic functional unit is:
semiconductor process integrated circuits or chips, or superconducting electronic functional circuits or chips based on josephson junctions.
10. An information processing method based on the system architecture of any one of claims 1-9, comprising:
the room temperature terminal receives a user instruction, compiles the user instruction into a machine instruction and data, and transmits the machine instruction and the data to the low-temperature electronic functional unit through the low-temperature-room temperature communication link;
the low-temperature electronic function unit receives instructions and data from a room-temperature terminal and provides required signals for the work of the superconducting quantum processor according to the instructions and the data;
the superconducting quantum processor works according to the signal provided by the low-temperature electronic functional unit;
the low-temperature electronic function unit reads the quantum bit state of the superconducting quantum processor and feeds back the read result to the room temperature terminal; and
and the room temperature terminal receives the result fed back by the low-temperature electronic functional unit, and displays and stores the result.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110011020.9A CN112613616A (en) | 2021-01-05 | 2021-01-05 | Architecture of superconducting quantum computer and information processing method |
| PCT/CN2021/143755 WO2022148316A1 (en) | 2021-01-05 | 2021-12-31 | Architecture of superconducting quantum computer, and information processing method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110011020.9A CN112613616A (en) | 2021-01-05 | 2021-01-05 | Architecture of superconducting quantum computer and information processing method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN112613616A true CN112613616A (en) | 2021-04-06 |
Family
ID=75253723
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110011020.9A Pending CN112613616A (en) | 2021-01-05 | 2021-01-05 | Architecture of superconducting quantum computer and information processing method |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN112613616A (en) |
| WO (1) | WO2022148316A1 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2022148316A1 (en) * | 2021-01-05 | 2022-07-14 | 中国科学技术大学 | Architecture of superconducting quantum computer, and information processing method |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103745780A (en) * | 2013-12-25 | 2014-04-23 | 北海集磁电机开发有限责任公司 | Method for building room temperature superconductor with nanostructure |
| CN109685216A (en) * | 2019-01-11 | 2019-04-26 | 清华大学 | A kind of quantum computer |
| WO2020154745A1 (en) * | 2019-01-25 | 2020-07-30 | Rigetti & Co., Inc. | Integrating a cryostat that hosts qubits with electronics for controlling the qubits |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111191790B (en) * | 2018-10-29 | 2023-04-18 | 华为技术有限公司 | Quantum bit control device |
| CN116629371A (en) * | 2019-02-02 | 2023-08-22 | 阿里巴巴集团控股有限公司 | Quantum bit calibration device, measurement and control system and measurement and control method |
| CN211239813U (en) * | 2020-01-21 | 2020-08-11 | 合肥本源量子计算科技有限责任公司 | Multi-channel voltage source |
| CN214335776U (en) * | 2021-01-05 | 2021-10-01 | 中国科学技术大学 | System architecture for superconducting quantum computer |
| CN112613616A (en) * | 2021-01-05 | 2021-04-06 | 中国科学技术大学 | Architecture of superconducting quantum computer and information processing method |
-
2021
- 2021-01-05 CN CN202110011020.9A patent/CN112613616A/en active Pending
- 2021-12-31 WO PCT/CN2021/143755 patent/WO2022148316A1/en active Application Filing
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103745780A (en) * | 2013-12-25 | 2014-04-23 | 北海集磁电机开发有限责任公司 | Method for building room temperature superconductor with nanostructure |
| CN109685216A (en) * | 2019-01-11 | 2019-04-26 | 清华大学 | A kind of quantum computer |
| WO2020154745A1 (en) * | 2019-01-25 | 2020-07-30 | Rigetti & Co., Inc. | Integrating a cryostat that hosts qubits with electronics for controlling the qubits |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2022148316A1 (en) * | 2021-01-05 | 2022-07-14 | 中国科学技术大学 | Architecture of superconducting quantum computer, and information processing method |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2022148316A1 (en) | 2022-07-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109542514A (en) | The implementation method and Related product of operational order | |
| CN214335776U (en) | System architecture for superconducting quantum computer | |
| CN112613616A (en) | Architecture of superconducting quantum computer and information processing method | |
| WO2019114842A1 (en) | Integrated circuit chip apparatus | |
| Gupta et al. | Digital output data links from superconductor integrated circuits | |
| TWI768159B (en) | Integrated circuit chip apparatus and related product | |
| TWI793224B (en) | Integrated circuit chip apparatus and related product | |
| JPH07162345A (en) | Multi-point inputting two-wire transmitter | |
| TW201928793A (en) | Neural network forward operation method and related product having the advantages of small calculation amount and low power consumption | |
| TWI767097B (en) | Integrated circuit chip apparatus and related product | |
| CN109978147A (en) | Integrated circuit chip device and Related product | |
| CN221631573U (en) | Geothermal energy thermal-voltaic power generation comprehensive performance test platform and test system | |
| CN220171560U (en) | Local oscillator power dividing circuit, radio frequency transceiver component, quantum measurement and control system and quantum computer | |
| CN219639103U (en) | Multi-path fan control system suitable for nucleic acid extraction and amplification integrated machine | |
| TWI768160B (en) | Integrated circuit chip apparatus and related product | |
| CN109978152A (en) | Integrated circuit chip device and Related product | |
| CN105573953B (en) | More subcard high speed interactive type communication modules and system based on universal serial bus | |
| CN220526356U (en) | Quantum control system and quantum computer | |
| Murdock et al. | Superconductive crossbar system for communication applications | |
| CN221195468U (en) | Fan signal acquisition device | |
| JPS59231883A (en) | Low-temperature operation information processor and signal processing method using said processor | |
| CN201945842U (en) | 20 groups of scanning key circuits expanded from 5 groups of I/O ports in singlechip | |
| CN117890782A (en) | Geothermal energy thermal-voltaic power generation comprehensive performance test platform and test system | |
| CN201699674U (en) | Phase control device for 8bit digital phase shifters | |
| CN212367267U (en) | Wireless instrument partner data reading module |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |