CN112579491A - Data interaction method and device - Google Patents

Data interaction method and device Download PDF

Info

Publication number
CN112579491A
CN112579491A CN201910923964.6A CN201910923964A CN112579491A CN 112579491 A CN112579491 A CN 112579491A CN 201910923964 A CN201910923964 A CN 201910923964A CN 112579491 A CN112579491 A CN 112579491A
Authority
CN
China
Prior art keywords
module
controller
network
signal
usb
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201910923964.6A
Other languages
Chinese (zh)
Inventor
彭石军
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hangzhou Hikvision Digital Technology Co Ltd
Original Assignee
Hangzhou Hikvision Digital Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hangzhou Hikvision Digital Technology Co Ltd filed Critical Hangzhou Hikvision Digital Technology Co Ltd
Priority to CN201910923964.6A priority Critical patent/CN112579491A/en
Publication of CN112579491A publication Critical patent/CN112579491A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163Interprocessor communication
    • G06F15/173Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17306Intercommunication techniques
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/382Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/78Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7807System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Computing Systems (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Information Transfer Systems (AREA)

Abstract

The invention provides a data interaction method and a data interaction system, wherein the data interaction system comprises a first module and a second module which have data operation and data storage functions; a high-speed signal controller is deployed in the first module and externally connected with a first network controller; a high-speed signal controller is deployed in the second module and externally connected with a second network controller; the first network controller and the second network controller are connected through a coupling device with a signal coupling function; the method is applied to the data interaction system and comprises the following steps: and coupling a first signal sent by the first module to the second module through the high-speed signal controller and the first network controller of the first module and a second signal sent by the second module to the first module through the high-speed signal controller and the second network controller of the second module by using the coupling device with the signal coupling function.

Description

Data interaction method and device
Technical Field
The invention relates to the technical field of computers, in particular to a data interaction method and device.
Background
A System On Chip (SOC) is a System in which a microprocessor, an analog IP core, a digital IP core, and a memory are integrated on a single Chip, and has functions of data calculation and storage.
In the prior art, there are various methods for data interaction between two SOCs, such as UART, I2C, SPI and other communication methods, wherein the UART communication method has no master-slave relationship and can perform bidirectional communication, but the communication speed is slow (the common rate is 115.2 Kbps); the I2C and SPI communication methods have a master-slave relationship, the slave device cannot actively send data to the master device, there is a limitation in practical applications, and the communication speed is relatively slow (the common rate is I2C 400Kbps, SPI 33 Mbps).
In addition, when data interaction is performed between processors (e.g., CPU + PCH of Intel X86 platform, and independent graphics card module of Nvidia) having functions of data calculation, storage, and the like, communication methods such as UART, I2C, SPI, and the like may be used.
Disclosure of Invention
Accordingly, the present invention is directed to a method and an apparatus for data interaction, which enable two devices (or processors) capable of operating only in a master mode to communicate with each other, and have a higher communication rate than the conventional methods (e.g., UART, I2C, SPI).
In order to achieve the purpose, the invention provides the following technical scheme:
a data interaction method is applied to a data interaction system and is characterized in that the data interaction system comprises a first module and a second module which have data operation and data storage functions; a high-speed signal controller is deployed in the first module and externally connected with a first network controller; a high-speed signal controller is deployed in the second module and externally connected with a second network controller; the first network controller and the second network controller are connected through a coupling device with a signal coupling function, and the method comprises the following steps:
and coupling a first signal sent by the first module to the second module through the high-speed signal controller and the first network controller of the first module and a second signal sent by the second module to the first module through the high-speed signal controller and the second network controller of the second module by using the coupling device with the signal coupling function.
A data interaction system comprises a first module and a second module which have data operation and data storage functions; a high-speed signal controller is deployed in the first module and externally connected with a first network controller; a high-speed signal controller is deployed in the second module and externally connected with a second network controller; the first network controller and the second network controller are connected through a coupling device with a signal coupling function; wherein the content of the first and second substances,
the coupling device with the signal coupling function is used for coupling a first signal sent by the first module to the second module through the high-speed signal controller and the first network controller of the first module and a second signal sent by the second module to the first module through the high-speed signal controller and the second network controller of the second module.
According to the technical scheme, the high-speed signal controller deployed on the first module is externally connected to the first network controller, the high-speed signal controller deployed on the second module is externally connected to the second network controller, the first network controller and the second network controller are connected through a coupling device with a signal coupling function, and interactive signals between the first module and the second module are coupled through the coupling device, so that the first module and the second module are communicated in hardware. In the invention, the first module and the second module are communicated on hardware by utilizing the high-speed signal controller of the first module and the external network controller and the coupling device with the signal coupling function, so that the high-speed communication between the first module and the second module can be realized.
Drawings
The following drawings are only schematic illustrations and explanations of the present invention, and do not limit the scope of the present invention:
FIG. 1 is a schematic diagram of an architecture of a data interaction system provided by an embodiment of the present invention;
FIG. 2 is a block diagram of a data interaction system according to an embodiment of the present invention;
FIG. 3 is a block diagram of a second data interaction system according to an embodiment of the present invention;
FIG. 4 is a schematic diagram of a data interaction system according to an embodiment of the present invention;
FIG. 5 is a block diagram of a four-data interaction system according to an embodiment of the present invention;
FIG. 6 is a schematic diagram of an architecture of a five-data interaction system according to an embodiment of the present invention;
FIG. 7 is a schematic diagram of an architecture of a six-data interaction system according to an embodiment of the present invention;
fig. 8 is a flowchart of a data interaction method according to an embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the technical solutions of the present invention are described in detail below with reference to the accompanying drawings according to embodiments.
In the prior art, when data interaction is performed between SOCs and between processors having data processing and storing functions, the communication speed is slow, and for this problem, the present invention provides a data interaction method and a data interaction system implemented by using hardware, which are described in detail below with reference to the accompanying drawings.
Referring to fig. 1, fig. 1 is a schematic structural diagram of a data interaction system provided in an embodiment of the present invention, and as shown in fig. 1, the system includes a first module and a second module having data operation and data storage functions, where the first module and the second module are both disposed with a high-speed signal controller.
In the data interaction system shown in fig. 1, a high-speed signal controller disposed on a first module is externally connected to a network controller (hereinafter referred to as a first network controller for convenience of distinction); externally connecting a high-speed signal controller deployed on the second module with a network controller (for convenience of distinguishing, hereinafter referred to as a second network controller); the first network controller and the second network controller are connected through a coupling device with a signal coupling function. In this way, the first module and the second module are connected by the first network controller, the coupling device with signal coupling, and the second network controller.
In the data interaction system shown in fig. 1, a first module may convert a data signal sent by its own high-speed signal controller into a network signal (hereinafter referred to as a first signal for convenience of distinction) after being processed by a first network controller, and transmit the network signal to a coupling device having a signal coupling function; the coupling device with the signal coupling function couples the first signal and transmits the first signal to the second network controller, and the first signal is processed by the second network controller and then converted into a data signal and transmitted to the high-speed signal controller of the second module. In the same way, the second module can convert the data signal sent by the high-speed signal controller into a network signal (for convenience of distinction, hereinafter referred to as a second signal) after being processed by the second network controller, and transmit the network signal to the coupling device with the signal coupling function; the coupling device with the signal coupling function couples the second signal and transmits the second signal to the first network controller, and the second signal is converted into a data signal after being processed by the first network controller and transmitted to the high-speed signal controller of the first module.
It can be seen that the coupling device with signal coupling function is mainly used in data interaction system for: and coupling a first signal sent by the first module to the second module through the high-speed signal controller and the first network controller of the first module and a second signal sent by the second module to the first module through the high-speed signal controller and the second network controller of the second module.
In the embodiment of the present invention, the first module and the second module may be two SOCs or two processors having data processing and data storage functions, respectively.
In the embodiment of the present invention, the coupling device with signal coupling function may be a transformer or a capacitor.
In the embodiment of the present invention, the high-speed signal controllers disposed in the first module and the second module may be USB controllers or PCIE controllers. And when the high-speed signal controller is a PCIE controller, the external network controller is a PCIE-PHY chip and the module where the high-speed signal controller is located needs to be provided with a PCIE-network card driver.
In practical application, the USB controller may be further divided into a USB2.0 controller and a USB3.0 controller, and different USB controllers and corresponding network controllers are also different, for example, when the high-speed signal controller is a USB2.0 controller, the external network controller should be a USB2.0 to hundred mega PHY chip; when the high-speed signal controller is a USB3.0 controller, the external network controller should be a USB3.0 gigabit PHY chip. In addition, when the high-speed signal controller is a PCIE controller, the external network controller PCIE converts a PHY chip, which may be a PCIE-to-hundred-megabyte PHY chip, or a PCIE-to-giga chip, and may be determined according to specific needs.
Therefore, in the present invention, there may be at least 6 system architectures according to the difference between the high-speed signal controllers in the first module and the second module, and the following description will be made of the 6 system architectures taking the first module and the second module as the SOC as an example:
1) and the high-speed signal controllers in the first module and the second module are both USB2.0 controllers.
Referring to fig. 2, fig. 2 is a schematic diagram of an architecture of a data interaction system according to an embodiment of the present invention, as shown in fig. 2, a USB2.0 Controller (USB2.0 Host Controller) on the SOC1 is externally connected to the USB2.0 to hundred megabytes PHY chip 21, a USB2.0 Controller (USB2.0 Host Controller) on the SOC2 is externally connected to the USB2.0 to hundred megabytes PHY chip 22, and the USB2.0 to hundred megabytes PHY chip 21 and the USB2.0 to hundred megabytes PHY chip 22 are connected through a transformer or a capacitor.
In the embodiment of the invention, a USB adapter card driver is also installed on a system (such as Windows, Linux, Android and the like) operated by SOC1 and SOC 2. For the SOCs 1 and 2 with the USB network adapter drivers installed, the external is not USB but network equipment. Because the network device has no master-slave component and can transmit and receive data simultaneously, as long as the network protocol (such as TCP/IP) is followed on software, the application program development and migration are very simple.
Under normal conditions, the SOC1 and the SOC2 are provided with the USB2.0 controller, which can only be used as a USB Host and cannot directly communicate through a USB interface, but by adopting the method of the present invention, the SOC1 and the SOC2 can normally communicate like two network devices. The SOC1 outputs an MDI network signal (assumed to be the network signal 21) through the USB2.0 to hundred million PHY chip 21, the SOC2 outputs an MDI network signal (assumed to be the network signal 22) through the USB2.0 to hundred million PHY chip 22, and the network signal 21 and the network signal 22 are coupled through a transformer or a capacitor, so that communication between the SOC1 and the SOC2 is realized in hardware.
Because both SOC1 and SOC2 are externally connected to USB2.0 to hundred megabyte PHY chips, the bidirectional transceiving rate between SOC1 and SOC2 can reach 100Mbps under the system architecture shown in fig. 2, and the communication speed is significantly higher than that of the conventional communication methods such as UART, I2C, SPI, and the like.
2) The high-speed signal controller of the first module is a USB2.0 controller, and the high-speed signal controllers in the second module are all USB3.0 controllers.
Referring to fig. 3, fig. 3 is a schematic diagram of an architecture of a two-data interaction system according to an embodiment of the present invention, as shown in fig. 3, a USB2.0 Controller (USB2.0 Host Controller) on the SOC1 is externally connected to a USB2.0 to hundred mega PHY chip 31, a USB3.0 Controller (USB3.0 Host Controller) on the SOC2 is externally connected to a USB3.0 to giga PHY chip 32, and the USB2.0 to hundred mega PHY chip 31 and the USB3.0 to giga PHY chip 32 are connected by a transformer or a capacitor.
In the embodiment of the invention, a USB adapter card driver is also installed on a system (such as Windows, Linux, Android and the like) operated by SOC1 and SOC 2. For the SOCs 1 and 2 with the USB network adapter drivers installed, the external is not USB but network equipment. Because the network device has no master-slave component and can transmit and receive data simultaneously, as long as the network protocol (such as TCP/IP) is followed on software, the application program development and migration are very simple.
Under normal conditions, the SOC1 and the SOC2 are respectively provided with a USB2.0 controller and a USB3.0 controller, which can only be used as USB Host and cannot directly communicate through a USB interface, but by adopting the method of the present invention, the SOC1 and the SOC2 can normally communicate like two network devices. The SOC1 outputs an MDI network signal (assumed to be the network signal 31) through the USB to hundred mega PHY chip 31, the SOC2 outputs an MDI network signal (assumed to be the network signal 32) through the USB to giga PHY chip 32, and the network signal 31 and the network signal 32 are coupled through a transformer or a capacitor, so that communication between the SOC1 and the SOC2 is realized in hardware.
Because the SOC1 uses USB2.0 to hundred mega PHY chips and the SOC2 uses USB3.0 to giga PHY chips, the bidirectional transceiving rate between the SOC1 and the SOC2 can reach 100Mbps under the system architecture shown in fig. 3, and the communication speed is significantly higher than that of the conventional communication methods such as UART, I2C, SPI, and the like.
3) The high-speed signal controller of the first module is a USB2.0 controller, and the high-speed signal controllers in the second module are PCIE controllers.
Referring to fig. 4, fig. 4 is a schematic diagram of an architecture of a three-data interaction system according to an embodiment of the present invention, as shown in fig. 4, a USB2.0 Controller (USB2.0 Host Controller) on the SOC1 is externally connected to a USB2.0 to hundred-megabyte PHY chip 41, a PCIE Controller (PCIE Host Controller) on the SOC2 is externally connected to a PCIE to hundred-megabyte PHY chip 42 (which may also be a PCIE to gigabit PHY chip), and the USB2.0 to hundred-megabyte PHY chip 41 and the PCIE to hundred-megabyte PHY chip 42 are connected through a transformer or a capacitor.
In the embodiment of the present invention, a USB network card driver is further installed on a system (such as Windows, Linux, Android, etc.) operated by SOC1, and a PCIE network card driver is installed on a system operated by SOC 2. For the SOC1 with the USB network adapter driver and the SOC2 with the PCIE network adapter driver, the external devices are not USB and PCIE, but network devices. Because the network device has no master-slave component and can transmit and receive data simultaneously, as long as the network protocol (such as TCP/IP) is followed on software, the application program development and migration are very simple.
Under normal conditions, the SOC1 is provided with the USB2.0 controller, and the SOC2 is provided with the PCIE controller, which cannot communicate directly, but by adopting the method of the present invention, the SOC1 and the SOC2 can communicate normally like two network devices. The SOC1 outputs an MDI network signal (assumed to be a network signal 41) through the USB 2.0-to-hundred-megabyte PHY chip 41, the SOC2 outputs an MDI network signal (assumed to be a network signal 42) through the PCIE-to-hundred-megabyte PHY chip 42, and the network signal 41 and the network signal 42 are coupled through a transformer or a capacitor, so that communication between the SOC1 and the SOC2 is realized in hardware.
Because the SOC2 uses a USB2.0 to hundred million PHY chip and the SOC2 uses a PCIE to hundred million PHY chip, under the system architecture shown in fig. 4, the bidirectional transceiving rate between the SOC1 and the SOC2 can reach 100Mbps, and the communication speed is significantly higher than that of the conventional communication methods such as UART, I2C, SPI, and the like.
4) The high-speed signal controllers of the first module and the second module are USB3.0 controllers.
Referring to fig. 5, fig. 5 is a schematic diagram of an architecture of a four-data interaction system according to an embodiment of the present invention, as shown in fig. 5, a USB3.0 Controller (USB3.0 Host Controller) on SOC1 is externally connected to USB3.0 gigabit PHY chip 51, a USB3.0 Controller (USB3.0 Host Controller) on SOC2 is externally connected to USB3.0 gigabit PHY chip 52, and USB3.0 gigabit PHY chip 51 and USB3.0 gigabit PHY chip 52 are connected by a transformer or a capacitor.
In the embodiment of the invention, the USB adapter card driver is also installed on a system (such as Windows, Linux, Android and the like) operated by the SOC1 and the SOC 2. For the SOC1 and SOC2 after the USB network adapter driver is installed, the external device is not USB but network device. Because the network device has no master-slave component and can transmit and receive data simultaneously, as long as the network protocol (such as TCP/IP) is followed on software, the application program development and migration are very simple.
Under normal conditions, the SOC1 and the SOC2 are both provided with USB3.0 controllers, which can only be used as USB Host, and cannot directly communicate through a USB interface, but by adopting the method of the present invention, the SOC1 and the SOC2 can normally communicate like two network devices. The SOC1 outputs an MDI network signal (assumed to be a network signal 51) through the USB3.0 gigabit PHY chip 51, the SOC2 outputs an MDI network signal (assumed to be a network signal 52) through the USB3.0 gigabit PHY chip 52, and the network signal 51 and the network signal 52 are coupled through a transformer or a capacitor, so that communication between the SOC1 and the SOC2 is realized in hardware.
Since the SOC1 and the SOC2 use USB3.0 gigabit PHY chips, the bidirectional transceiving rate between the SOC1 and the SOC2 can reach 1000Mbps under the system architecture shown in fig. 5, and the communication speed is significantly higher than that of the conventional communication methods such as UART, I2C, SPI, and the like.
5) The high-speed signal controller of the first module is a USB3.0 controller, and the high-speed signal controller of the second module is a PCIE controller.
Referring to fig. 6, fig. 6 is a schematic diagram of an architecture of a five-data interaction system according to an embodiment of the present invention, as shown in fig. 6, a USB3.0 Controller (USB3.0 Host Controller) on SOC1 is externally connected to a USB3.0 gigabit PHY chip 61, a PCIE Controller (PCIE Host Controller) on SOC2 is externally connected to a PCIE gigabit PHY chip 62 (a PCIE to hundred-megabyte PHY chip may be used, but the communication speed in this case can only reach 100Mbps), and the USB3.0 gigabit PHY chip 61 and the PCIE gigabit PHY chip 62 are connected by a transformer or a capacitor.
In the embodiment of the present invention, a USB adapter driver is further installed on a system (such as Windows, Linux, Android, etc.) operated by SOC 1. And installing a PCIE network switching card driver on a system operated by the SOC 2. For the SOC1 with the USB network adapter driver and the SOC2 with the PCIE network adapter driver, the external devices are not USB and PCIE, but network devices. Because the network device has no master-slave component and can transmit and receive data simultaneously, as long as the network protocol (such as TCP/IP) is followed on software, the application program development and migration are very simple.
Under normal conditions, the SOC1 is provided with the USB3.0 controller, and the SOC2 is provided with the PCIE controller, which cannot communicate directly, but by adopting the method of the present invention, the SOC1 and the SOC2 can communicate normally like two network devices. The SOC1 outputs an MDI network signal (assumed to be the network signal 61) through the USB3.0 gigabit PHY chip 61, the SOC2 outputs an MDI network signal (assumed to be the network signal 62) through the PCIE gigabit PHY chip 62, and the network signal 61 and the network signal 62 are coupled through a transformer or a capacitor, so that communication between the SOC1 and the SOC2 is realized in hardware.
Because the SOC1 uses USB3.0 gigabit PHY chip and the SOC2 uses PCIE gigabit PHY chip, under the system architecture shown in fig. 6, the bidirectional transceiving rate between the SOC1 and the SOC2 can reach 1000Mbps, and the communication speed is significantly higher than that of the conventional communication methods such as UART, I2C, SPI, and the like.
6) The high-speed signal controllers of the first module and the second module are PCIE controllers.
Referring to fig. 7, fig. 7 is a schematic diagram of an architecture of a six-data interaction system according to an embodiment of the present invention, and as shown in fig. 7, a PCIE Controller (PCIE Host Controller) on SOC1 is externally connected to a PCIE gigabit PHY chip 71, a PCIE Controller (PCIE Host Controller) on SOC2 is externally connected to a PCIE gigabit PHY chip 72, and the PCIE gigabit PHY chip 71 and the PCIE gigabit PHY chip 72 are connected by a transformer or a capacitor.
In the embodiment of the present invention, a PCIE network card driver is further installed on a system (such as Windows, Linux, Android, etc.) in which SOC1 and SOC2 operate. For SOC1 and SOC2 after the PCIE network card driver is installed, the external is not PCIE, but network equipment. Because the network device has no master-slave component and can transmit and receive data simultaneously, as long as the network protocol (such as TCP/IP) is followed on software, the application program development and migration are very simple.
Under normal conditions, the SOC1 and the SOC2 are both provided with PCIE controllers, which can only be used as PCIE Host, and cannot directly communicate through a PCIE interface, but with the method of the present invention, the SOC1 and the SOC2 can normally communicate like two network devices. The SOC1 outputs an MDI network signal (assumed to be the network signal 71) through the PCIE gigabit PHY chip 71, the SOC2 outputs an MDI network signal (assumed to be the network signal 72) through the PCIE gigabit PHY chip 72, and the network signal 71 and the network signal 72 are coupled through a transformer or a capacitor, so that communication between the SOC1 and the SOC2 is realized in hardware.
Because SOC1 and SOC2 use PCIE gigabit PHY chips, under the system architecture shown in fig. 6, the bidirectional transceiving rate between SOC1 and SOC2 can reach 1000Mbps, and the communication speed is significantly higher than that of the conventional communication methods such as UART, I2C, SPI, and the like.
In the prior art, for a module with a high-speed controller such as USB or PCIE, if the high-speed controllers of two modules work in the Host mode, the two modules cannot directly communicate. In the invention, the high-speed controllers on the two modules are externally connected with the network controller, so that the two modules become peer-to-peer network equipment and can directly communicate, and the two modules do not have master-slave relationship any more, so that compared with the SPI and I2C which can only be used as master equipment or slave equipment, the master-slave limitation is not generated in practical application.
The data interaction system provided by the embodiment of the present invention is described in detail above, and the present invention also provides a data interaction method, which is described in detail below with reference to fig. 8.
Referring to fig. 8, fig. 8 is a flowchart of a data interaction method according to an embodiment of the present invention, where the data interaction method is applied to the data interaction system shown in fig. 1, and the data interaction system includes a first module and a second module that have data operation and data storage functions; a high-speed signal controller is deployed in the first module and externally connected with a first network controller; a high-speed signal controller is deployed in the second module and externally connected with a second network controller; the first network controller and the second network controller are connected through a coupling device with a signal coupling function; the method comprises the following steps:
step 801, intercepting a first signal sent by a first module to a second module through a high-speed signal controller and a first network controller of the first module and a second signal sent by the second module to the first module through a high-speed signal controller and a second network controller of the second module by using the coupling device with the signal coupling function;
step 802, coupling a first signal sent by the first module to the second module via the high-speed signal controller and the first network controller of the first module and a second signal sent by the second module to the first module via the high-speed signal controller and the second network controller of the second module by using the coupling device with the signal coupling function.
In the method shown in figure 8 of the drawings,
the first module and the second module are SOC chips; or, the first module and the second module are processors.
In the method shown in figure 8 of the drawings,
the high-speed signal controller deployed on the first module is a USB controller, a USB-to-network card driver is installed on the first module, and the first network controller is a USB-to-PHY chip;
the high-speed signal controller deployed on the second module is a USB controller, a USB-to-network card driver is installed on the second module, and the second network controller is a USB-to-PHY chip.
In the method shown in figure 8 of the drawings,
the high-speed signal controller deployed on the first module is a PCIE controller, a PCIE-to-PHY network card driver is installed on the first module, and the first network controller is a PCIE-to-PHY chip;
the high-speed signal controller deployed on the second module is a USB controller, a USB-to-network card driver is installed on the second module, and the second network controller is a USB-to-PHY chip.
In the method shown in figure 8 of the drawings,
the coupling device with the signal coupling function is a transformer or a capacitor.
The above description is only for the purpose of illustrating the preferred embodiments of the present invention and is not to be construed as limiting the invention, and any modifications, equivalents, improvements and the like made within the spirit and principle of the present invention should be included in the scope of the present invention.

Claims (10)

1. A data interaction method is applied to a data interaction system and is characterized in that the data interaction system comprises a first module and a second module which have data operation and data storage functions; a high-speed signal controller is deployed in the first module and externally connected with a first network controller; a high-speed signal controller is deployed in the second module and externally connected with a second network controller; the first network controller and the second network controller are connected through a coupling device with a signal coupling function, and the method comprises the following steps:
and coupling a first signal sent by the first module to the second module through the high-speed signal controller and the first network controller of the first module and a second signal sent by the second module to the first module through the high-speed signal controller and the second network controller of the second module by using the coupling device with the signal coupling function.
2. The method of claim 1,
the first module and the second module are SOC chips;
or, the first module and the second module are processors.
3. The method of claim 1,
the high-speed signal controller deployed on the first module is a USB controller, a USB-to-network card driver is installed on the first module, and the first network controller is a USB-to-PHY chip;
the high-speed signal controller deployed on the second module is a USB controller, a USB-to-network card driver is installed on the second module, and the second network controller is a USB-to-PHY chip.
4. The method of claim 1,
the high-speed signal controller deployed on the first module is a PCIE controller, a PCIE-to-PHY network card driver is installed on the first module, and the first network controller is a PCIE-to-PHY chip;
the high-speed signal controller deployed on the second module is a USB controller, a USB-to-network card driver is installed on the second module, and the second network controller is a USB-to-PHY chip.
5. The method of claim 1,
the coupling device with the signal coupling function is a transformer or a capacitor.
6. The data interaction system is characterized by comprising a first module and a second module which have data operation and data storage functions; a high-speed signal controller is deployed in the first module and externally connected with a first network controller; a high-speed signal controller is deployed in the second module and externally connected with a second network controller; the first network controller and the second network controller are connected through a coupling device with a signal coupling function; wherein the content of the first and second substances,
the coupling device with the signal coupling function is used for coupling a first signal sent by the first module to the second module through the high-speed signal controller and the first network controller of the first module and a second signal sent by the second module to the first module through the high-speed signal controller and the second network controller of the second module.
7. The system of claim 6,
the first module and the second module are SOC chips;
or, the first module and the second module are processors.
8. The system of claim 6,
the high-speed signal controller deployed on the first module is a USB controller, a USB-to-network card driver is installed on the first module, and the first network controller is a USB-to-PHY chip;
the high-speed signal controller deployed on the second module is a USB controller, a USB-to-network card driver is installed on the second module, and the second network controller is a USB-to-PHY chip.
9. The system of claim 6,
the high-speed signal controller deployed on the first module is a PCIE controller, a PCIE-to-PHY network card driver is installed on the first module, and the first network controller is a PCIE-to-PHY chip;
the high-speed signal controller deployed on the second module is a USB controller, a USB-to-network card driver is installed on the second module, and the second network controller is a USB-to-PHY chip.
10. The system of claim 6,
the coupling device with the signal coupling function is a transformer or a capacitor.
CN201910923964.6A 2019-09-27 2019-09-27 Data interaction method and device Pending CN112579491A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910923964.6A CN112579491A (en) 2019-09-27 2019-09-27 Data interaction method and device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910923964.6A CN112579491A (en) 2019-09-27 2019-09-27 Data interaction method and device

Publications (1)

Publication Number Publication Date
CN112579491A true CN112579491A (en) 2021-03-30

Family

ID=75109957

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910923964.6A Pending CN112579491A (en) 2019-09-27 2019-09-27 Data interaction method and device

Country Status (1)

Country Link
CN (1) CN112579491A (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN201813377U (en) * 2010-09-28 2011-04-27 山东超越数控电子有限公司 MiniPCI interface adapting gigabit network port card
CN204216913U (en) * 2014-12-11 2015-03-18 山东超越数控电子有限公司 A kind of PCIE switching PCI-Express
CN206907017U (en) * 2017-06-21 2018-01-19 深圳朗田亩半导体科技有限公司 Usb signal extender, usb signal transmission system
CN108563595A (en) * 2018-04-17 2018-09-21 上海固高欧辰智能科技有限公司 A kind of system and method for remote transmission usb data

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN201813377U (en) * 2010-09-28 2011-04-27 山东超越数控电子有限公司 MiniPCI interface adapting gigabit network port card
CN204216913U (en) * 2014-12-11 2015-03-18 山东超越数控电子有限公司 A kind of PCIE switching PCI-Express
CN206907017U (en) * 2017-06-21 2018-01-19 深圳朗田亩半导体科技有限公司 Usb signal extender, usb signal transmission system
CN108563595A (en) * 2018-04-17 2018-09-21 上海固高欧辰智能科技有限公司 A kind of system and method for remote transmission usb data

Similar Documents

Publication Publication Date Title
CN108111382B (en) Communication device based on I3C bus and communication method thereof
US20080071962A1 (en) Device connection system and device connection method
US9684583B2 (en) Trace data export to remote memory using memory mapped write transactions
KR20180050728A (en) Bridging and virtualizing input / output signals on multi-node networks
US9639447B2 (en) Trace data export to remote memory using remotely generated reads
CN111901164B (en) Adaptive control method, device, equipment and system of OCP NIC network card
US20090063717A1 (en) Rate Adaptation for Support of Full-Speed USB Transactions Over a High-Speed USB Interface
CN101937413A (en) Communication method of I2C bus
CN111694781A (en) ARM main control board based on data acquisition system
CN100414526C (en) Method and device for automatically adjusting bus width
CN114179824A (en) Unmanned computing system
US10860513B1 (en) I3C hub promoting backward compatibility with I2C
US10176133B2 (en) Smart device with no AP
CN100504723C (en) USB data acquisition apparatus for power supply
CN112579491A (en) Data interaction method and device
WO2017171997A1 (en) A method, apparatus and system for communicating between multiple protocols
CN108111380B (en) N-channel CAN communication device based on A5 platform, implementation method and charging equipment
CN106991067B (en) Data interaction method for one-master multi-slave network and embedded equipment thereof
CN111679995B (en) Embedded management execution unit of space computer based on 1553B bus
CN114860514A (en) Semiconductor device and method of operating the same
US9928198B2 (en) Adapter card with a computer module form factor
CN115934436B (en) Optical communication bus test board card
CN216850741U (en) Laser optical module control circuit and laser
CN212660174U (en) Network card and network equipment
CN211557288U (en) Conversion circuit based on BroadR-Reach vehicle-mounted Ethernet converter

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20210330

RJ01 Rejection of invention patent application after publication