CN112579439A - Formal verification method based on display control system - Google Patents
Formal verification method based on display control system Download PDFInfo
- Publication number
- CN112579439A CN112579439A CN202011399429.4A CN202011399429A CN112579439A CN 112579439 A CN112579439 A CN 112579439A CN 202011399429 A CN202011399429 A CN 202011399429A CN 112579439 A CN112579439 A CN 112579439A
- Authority
- CN
- China
- Prior art keywords
- configuration
- parameters
- display control
- module
- control system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/3604—Software analysis for verifying properties of programs
- G06F11/3608—Software analysis for verifying properties of programs using formal methods, e.g. model checking, abstract interpretation
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- User Interface Of Digital Computer (AREA)
Abstract
The invention relates to a formal verification method based on a display control system. The invention comprises the following steps: 1) interface division: dividing all interfaces of the display control system according to an input part, a processing passage part and an output part to generate an input module interface list, a processing passage module interface list and an output module interface list; 2) parameter configuration: 2.1) determining the range of legal parameters according to the capability provided by hardware, wherein illegal parameters exceeding the range are illegal parameters; 2.2) selecting a range of legal parameters and corresponding typical parameters in an illegal parameter range according to the input parameter checking condition of each interface; 3) combining interfaces and parameters: 3.1) sequentially configuring the typical parameters of each interface listed in the step 2.2) into the corresponding interface to generate various parameter configuration conditions; 3.2) then sequentially carrying out the permutation and combination among the interfaces on the multiple configurations of the interface parameters in the input module, the processing path module and the output module so as to cover the combination of all the different functional parameters in each module; 4) and (5) screening effectiveness. The invention has the advantages of accuracy, simplicity, convenience and quickness, and improves the verification efficiency of the display control module.
Description
Technical Field
The invention belongs to the field of computer display control, and particularly relates to a formal verification method based on a display control system.
Background
The display control module is one of important bridges of human-computer interaction, and has complex functions and variable configurations, so that a large number of verification items need to be designed to test the functional correctness of the display control module when the display control module is verified. Although the display control module is developed for many years, the verification method is relatively comprehensive and simple, the design and generation of the verification items still need a lot of manpower and time, the error rate is high, the test progress of the display control module is seriously affected, and a relatively simple and rapid verification item generation method is not found in published data at present.
Disclosure of Invention
The invention provides a formal verification method based on a display control system for solving the problems in the background art, and the method has the advantages of accuracy, simplicity, convenience and quickness, and improves the verification efficiency of a display control module.
The technical solution of the invention is as follows: the invention relates to a formal verification method based on a display control system, which is characterized in that: the method comprises the following steps:
1) interface division: dividing all interfaces of the display control system according to an input part, a processing passage part and an output part to generate an input module interface list, a processing passage module interface list and an output module interface list;
2) parameter configuration:
2.1) determining the range of legal parameters according to the capability provided by hardware, wherein illegal parameters exceeding the range are illegal parameters;
2.2) selecting a range of legal parameters and corresponding typical parameters in an illegal parameter range according to the input parameter checking condition of each interface;
3) combining interfaces and parameters:
3.1) sequentially configuring the typical parameters of each interface listed in the step 2.2) into the corresponding interface to generate various parameter configuration conditions;
3.2) then sequentially carrying out the permutation and combination among the interfaces on the multiple configurations of the interface parameters in the input module, the processing path module and the output module so as to cover the combination of all the different functional parameters in each module;
4) and (5) screening effectiveness.
Preferably, the input module interface list in step 1) includes interfaces related to input configuration of the display control system, the processing path module interface list includes interfaces related to processing path configuration of the display control system, and the output module interface list includes interfaces related to output configuration of the display control system.
Preferably, the specific steps in step 3.2) are as follows:
3.2.1) selecting one configuration condition from the input module and the processing path module respectively for combination until each configuration of the two sub-modules is selected and no residue exists;
3.2.2) selecting one configuration from the processing path module and the output module to combine until each configuration in the two modules is selected and no residue can be left.
Preferably, the validity screening includes equivalence configuration screening and error configuration screening.
Preferably, the equivalence configuration screening is to screen out equivalence configuration combinations, and keep one configuration in the combinations with equivalent configuration effects, and remove the other configurations.
Preferably, the wrong configuration screening is to screen out the wrong configuration combinations which do not accord with the hardware design rule and reject the wrong configuration combinations.
According to the formal verification method based on the display control system, a set of complete generation methods of the verification items of the display control system are realized by building a series of modules such as information inspection, verification method design and verification item generation, the method is suitable for verification of various display control modules, has certain universality, and meanwhile improves the integrity of verification and the efficiency of testing.
Drawings
FIG. 1 is a block diagram of the method of the present invention.
Detailed Description
The technical solution of the present invention is further described in detail with reference to the accompanying drawings and specific embodiments.
Referring to fig. 1, a formal verification method based on a display control system according to an embodiment of the present invention includes the following steps:
1) interface division: dividing all interfaces of the display control system according to an input part, a processing passage part and an output part to generate an input module interface list, a processing passage module interface list and an output module interface list;
the input module interface list comprises interfaces related to input configuration of the display control system;
the processing path module interface list comprises interfaces relevant to the configuration of the processing path of the display control system;
the output module interface list comprises interfaces relevant to the output configuration of the display control system;
2) parameter configuration:
2.1) determining the range of legal parameters according to the capability provided by hardware, and determining illegal parameters exceeding the range,
2.2) selecting a range of legal parameters and corresponding typical parameters in an illegal parameter range according to the input parameter checking condition of each interface;
3) combining interfaces and parameters:
3.1) sequentially configuring the typical parameters of each interface listed in the step 2.2) into the corresponding interface to generate various parameter configuration conditions;
3.2) then sequentially carrying out the permutation and combination among the interfaces on the multiple configurations of the interface parameters in the input module, the processing path module and the output module so as to cover the combination of all the different functional parameters in each module; the method comprises the following specific steps:
3.2.1) selecting one configuration condition from the input module and the processing path module respectively for combination until each configuration of the two sub-modules is selected and no residue exists;
3.2.2) selecting one configuration from the processing path module and the output module to combine until each configuration in the two modules is selected and no residue can be left.
4) And (5) screening effectiveness.
The effectiveness screening comprises equivalence configuration screening and error configuration screening, wherein:
and the equivalence configuration screening is to screen out equivalence configuration combinations, reserve one configuration in the combinations with equivalent configuration effects, and reject the other configurations.
And the wrong configuration screening is to screen out the wrong configuration combinations which do not accord with the hardware design rule and reject the wrong configuration combinations.
Finally, it should be noted that the above examples are only used to illustrate the technical solutions of the present invention, and not to limit the same; although the present invention has been described in detail with reference to the foregoing embodiments, it will be understood by those skilled in the art; the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; and such modifications or substitutions do not depart from the spirit and scope of the corresponding technical solutions of the embodiments of the present invention.
Claims (6)
1. A formal verification method based on a display control system is characterized in that: the method comprises the following steps:
1) interface division: dividing all interfaces of the display control system according to an input part, a processing passage and an output part to generate an input module interface list and a processing passage module interface list;
2) parameter configuration:
2.1) determining the range of legal parameters according to the capability provided by hardware, wherein illegal parameters exceeding the range are illegal parameters;
2.2) selecting a range of legal parameters and corresponding typical parameters in an illegal parameter range according to the input parameter checking condition of each interface;
3) combining interfaces and parameters:
3.1) sequentially configuring the typical parameters of each interface listed in the step 2.2) into the corresponding interface to generate various parameter configuration conditions;
3.2) then sequentially carrying out the permutation and combination among the interfaces on the multiple configurations of the interface parameters in the input module, the processing path module and the output module so as to cover the combination of all the different functional parameters in each module;
4) and (5) screening effectiveness.
2. A formal verification method based on a display control system according to claim 1, wherein: the input module interface list in step 1) includes interfaces related to input configuration of the display control system, the processing path module interface list includes interfaces related to processing path configuration of the display control system, and the output module interface list includes interfaces related to output configuration of the display control system.
3. A formal verification method based on a display control system according to claim 2, wherein: the specific steps in the step 3.2) are as follows:
3.2.1) selecting one configuration condition from the input module and the processing path module respectively for combination until each configuration of the two sub-modules is selected and no residue exists;
3.2.2) selecting one configuration from the processing path module and the output module to combine until each configuration in the two modules is selected and no residue can be left.
4. A formal verification method based on a display control system according to claim 3, wherein: the effectiveness screening comprises equivalence configuration screening and error configuration screening.
5. The formal verification method based on a display control system according to claim 4, wherein: and the equivalence configuration screening is to screen out equivalence configuration combinations, reserve one configuration in the combination with equivalent configuration effect, and reject the other configurations.
6. The formal verification method based on a display control system according to claim 4, wherein: and the wrong configuration screening is to screen out wrong configuration combinations which do not accord with the hardware design rule and reject the wrong configuration combinations.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202011399429.4A CN112579439A (en) | 2020-12-05 | 2020-12-05 | Formal verification method based on display control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202011399429.4A CN112579439A (en) | 2020-12-05 | 2020-12-05 | Formal verification method based on display control system |
Publications (1)
Publication Number | Publication Date |
---|---|
CN112579439A true CN112579439A (en) | 2021-03-30 |
Family
ID=75126906
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202011399429.4A Pending CN112579439A (en) | 2020-12-05 | 2020-12-05 | Formal verification method based on display control system |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN112579439A (en) |
-
2020
- 2020-12-05 CN CN202011399429.4A patent/CN112579439A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN105589993A (en) | Microprocessor function verifying equipment and method | |
CN114065677B (en) | Method and system for fault injection testing of integrated circuit hardware design | |
US9852037B2 (en) | Efficiency of cycle-reproducible debug processes in a multi-core environment | |
CN112948193B (en) | FPGA comprehensive tool defect detection method based on difference test | |
CN105653455A (en) | Program vulnerability detection method and detection system | |
CN116467211B (en) | System-level test verification method based on digital simulation environment | |
CN102298112A (en) | Method and system for testing programmable logic device | |
CN113127331B (en) | Test method and device based on fault injection and computer equipment | |
CN110672951B (en) | Method and device for identifying voltage fragile region of power distribution network | |
CN112579439A (en) | Formal verification method based on display control system | |
US10546080B1 (en) | Method and system for identifying potential causes of failure in simulation runs using machine learning | |
Bernardi et al. | An effective technique for minimizing the cost of processor software-based diagnosis in SoCs | |
CN106445812A (en) | Regression test system and regression test method | |
US20220269593A1 (en) | Automatic generation of integrated test procedures using system test procedures | |
CN114168399A (en) | Signal processing unit testing method and system | |
DeMott et al. | Towards an automatic exploit pipeline | |
US20130074023A1 (en) | Test Functionality Integrity Verification for Integrated Circuit Design | |
CN109374038B (en) | Change test method of nuclear security level instrument control product based on application prototype | |
US10437716B2 (en) | Method and apparatus for coverage analysis of SRT look-up table | |
CN112540744A (en) | Method for constructing embedded software system of industrial automation instrument | |
CN115176233A (en) | Performing tests in deterministic order | |
CN112346898A (en) | Test method and system for rail transit system | |
CN106707144B (en) | Reverse analysis method applied to antifuse Field Programmable Gate Array (FPGA) test vector | |
WO2019142266A1 (en) | Test case generation device, test case generation method, and test case generation program | |
CN116861829B (en) | Method for locating errors in logic system design and electronic equipment |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |