CN102298112A - Method and system for testing programmable logic device - Google Patents
Method and system for testing programmable logic device Download PDFInfo
- Publication number
- CN102298112A CN102298112A CN2011101148939A CN201110114893A CN102298112A CN 102298112 A CN102298112 A CN 102298112A CN 2011101148939 A CN2011101148939 A CN 2011101148939A CN 201110114893 A CN201110114893 A CN 201110114893A CN 102298112 A CN102298112 A CN 102298112A
- Authority
- CN
- China
- Prior art keywords
- programmable logic
- logic device
- pld
- measured
- packet
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The invention discloses a method and a system for testing a programmable logic device. The method comprises the following steps: realizing a function of a to-be-tested programmable logic device by adopting a computer language; implementing the function so as to process a packet; sending the packet to the to-be-tested programmable logic device; processing the packet by the to-be-tested programmable logic device; and performing difference comparison on the result of processing the packet by the function realized by the computer language and the result of processing the packet by the to-be-tested programmable logic device and outputting the comparison result. According to the method provided by the invention, a logic design of a communication protocol is described with the computer language, thereby breaking through the limitation that all test indexes only can be tested through a logic language in the logic design, providing a method for utilizing the computer language to test and verify the logic design, reducing the difficulty of testing work and enhancing the reliability of the testing result.
Description
Technical field
The present invention relates to the programmable logic device (PLD) technical field, relate in particular to a kind of method of testing and system of programmable logic device (PLD).
Background technology
Along with programmable logic device (PLD) is more and more used in design of electronic circuits, the function of its integrated level, density, performance and realization is also more and more stronger.
In order to check by the ability to work of type selecting logical device, the integrality of verifying logic development function need be carried out a series of test to the performance history of programmable logic device (PLD).
Be used for that at present the method that the performance history of programmable logic device (PLD) is tested is had two kinds:
A kind of development platform that provides by logical device producer is carried out system emulation, and this method can't be to the processing power of logical device, and response speed is carried out directviewing description.
The another kind of measurement instrument that uses, by oscillograph and logic analyser the development result of programmable logic device (PLD) is intuitively caught, this test is based upon the logic development result on the basis of basic forming, can't provide design considerations in early stage and design object for the logic development process.
Therefore, existing verification method can't provide a cover total solution for the test in the programmable logic device (PLD) performance history all sidedly.
Summary of the invention
The technical problem to be solved in the present invention provides a kind of method of testing and system of programmable logic device (PLD), can test programmable logic device (PLD) in the performance history of programmable logic device (PLD).
For solving the problems of the technologies described above, the method for testing of a kind of programmable logic device (PLD) of the present invention comprises:
Adopt computerese to realize the function of programmable logic device (PLD) to be measured, carry out function packet is handled; And, also packet being sent to programmable logic device (PLD) to be measured, programmable logic device (PLD) to be measured is handled packet;
The function that computerese is realized is carried out diversity ratio to the result and the programmable logic device (PLD) to be measured of packet to the result of packet, and the output comparative result.
Further, adopt computerese to realize that the function of programmable logic device (PLD) to be measured comprises:
Adopt computerese to redefine the logical language that uses on the programmable logic device (PLD) to be measured;
Adopt the computerese corresponding to describe the function of programmable logic device (PLD) to be measured with logical language.
Further, also comprise:
Generate protocol package, send protocol package,, programmable logic device (PLD) to be measured is carried out functional fault detect according to the result of programmable logic device (PLD) to be measured to protocol package to programmable logic device (PLD) to be measured.
Further, also comprise:
After carrying out function packet handled, and after programmable logic device (PLD) to be measured handles packet, display process result respectively.
Further, packet being sent to programmable logic device (PLD) to be measured comprises:
The tester of giving out a contract for a project produces packet, and by cascade communication equipment packet is sent to programmable logic device (PLD) to be tested.
Further, a kind of test macro of programmable logic device (PLD) comprises: data transmission interface, behavior description processing unit, programmable logic device (PLD) to be measured and difference contrast unit, wherein:
Data transmission interface is used for sending packet to behavior description processing unit and programmable logic device (PLD) to be measured;
The behavior description processing unit is used to adopt computerese to realize the function of programmable logic device (PLD) to be measured, behind the packet that receives the data transmission interface transmission, carries out function packet is handled, and result is outputed to difference contrast unit;
Programmable logic device (PLD) to be measured is used for behind the packet that receives the data transmission interface transmission packet being handled, and result is outputed to difference contrast unit;
Difference contrast unit is used for the result of behavior description processing unit and programmable logic device (PLD) to be measured is carried out diversity ratio, and the output comparative result.
Further, data transmission interface comprises: give out a contract for a project tester and cascade communication equipment, wherein:
The tester of giving out a contract for a project is used to produce packet, and the packet that produces is sent to cascade communication equipment;
Cascade communication equipment is used for the packet that the tester of giving out a contract for a project produces is sent to behavior description processing unit and programmable logic device (PLD) to be measured respectively.
Further, the behavior description processing unit realizes that by adopting computerese the function of programmable logic device (PLD) to be measured is that the logical language that will use on the programmable logic device (PLD) to be measured adopts computerese to redefine; And the function of programmable logic device (PLD) to be measured described in the employing computerese corresponding with logical language.
Further, also comprise the functional fault unit;
The tester of giving out a contract for a project also is used to generate protocol package, by cascade communication equipment protocol package is sent to the functional fault unit;
The functional fault unit is used for sending protocol package to programmable logic device (PLD) to be measured, according to the result of programmable logic device (PLD) to be measured to protocol package, programmable logic device (PLD) to be measured is carried out functional fault detect.
Further, difference contrast unit also is used for the result of behavior description processing unit to packet, and programmable logic device (PLD) to be measured shows respectively the result of packet.
In sum, the present invention adopts computerese to describe the logical design of communications protocol, solved in the logical design, the limitation that every test index can only be tested by logical language, the method of utilizing computing machine machine language verifying logic design is provided, reduced test job difficulty, improved reliability of testing result.
Description of drawings
Fig. 1 is the Organization Chart of the test macro of programmable logic device (PLD) of the present invention;
Fig. 2 is the structural representation of the data transmission interface that adopts among the present invention;
Fig. 3 is the process flow diagram of the method for testing of programmable logic device (PLD) of the present invention.
Embodiment
Present embodiment mainly comprises two parts: the consistance demonstration of logical design incident and differentiation contrast.The consistance demonstration of logical design incident is the logical design incident to be carried out computerese describe and algorithm process; The differentiation contrast is that the result of logical design result and computerese description is compared, in order to the integrality of verifying logic design.
For making the purpose, technical solutions and advantages of the present invention clearer, hereinafter will be elaborated to embodiments of the invention in conjunction with the accompanying drawings.Need to prove that under the situation of not conflicting, embodiment among the application and the feature among the embodiment be combination in any mutually.
As shown in Figure 1, the test macro of the programmable logic device (PLD) of present embodiment comprises: behavior description processing unit, data transmission interface, difference contrast unit and functional fault unit, wherein:
The behavior description processing unit, be used for the function that programmable logic device (PLD) realizes is realized by computerese, promptly use computerese, as C language etc., logical language is redefined, and the employing computing machine corresponding with logical language describe the function of programmable logic device (PLD) to be measured, finishes the definition to logical code, and the function that programmable logic device (PLD) realizes can be a communications protocol processing capacity etc.The behavior description processing unit is installed on computers.
Data transmission interface is used for realizing giving behavior description processing unit and programmable logic device (PLD) to be measured with data packet transmission, and generates protocol package, by protocol package being sent to the functional fault unit.
With reference to figure 2, data transmission interface comprises give out a contract for a project tester and cascade communication equipment, cascade communication equipment will be given out a contract for a project data packet transmission that tester produces to programmable logic device (PLD) to be measured and behavior description processing unit, and the protocol package that the tester of giving out a contract for a project is produced sends to the functional fault unit.
Difference contrast unit, be used to receive and write down behavior description processing unit and programmable logic device (PLD) to be measured result to packet, the result of the function that computerese is realized and the result of tested programmable logic device (PLD) compare the output comparative result; Also with the result of behavior description processing unit to packet, and programmable logic device (PLD) to be measured shows respectively the result of packet.
The functional fault unit is used to produce specific communications protocol bag, sends protocol package to programmable logic device (PLD) to be measured, according to the result of programmable logic device (PLD) to be measured to protocol package, programmable logic device (PLD) to be measured is carried out functional fault detect.
Figure 3 shows that the method for testing of the programmable logic device (PLD) of present embodiment, comprising:
Step 301: the tester of giving out a contract for a project sends packet by cascade communication equipment respectively to behavior description processing unit and programmable logic device (PLD) to be measured;
Step 302: behavior description processing unit and programmable logic device (PLD) to be measured are all handled the packet that receives from the tester of giving out a contract for a project;
The step of handle packet comprises: receive packet, decompose, extract the related protocol bag, search the packet header of required protocol package, as 1588 agreements etc., judge whether to handle the protocol package of being extracted, do not handle if do not need, then detect the protocol package that receives again,, carry out processing procedure if need to handle.
Step 303: behavior description processing unit and programmable logic device (PLD) to be measured import to result respectively in the difference contrast unit;
Step 304: difference contrast unit compares the result of behavior description processing unit and programmable logic device (PLD) to be measured, and the output comparative result, to reach the purpose of verifying logic design result;
Step 305: the functional fault unit sends protocol package to programmable logic device (PLD) to be measured, and programmable logic device (PLD) to be measured is carried out functional fault detect, and recording test time and test result.
By above five steps, can design and develop the integrity of function and be shown to the tester intuitively by verifying logic.
Obviously, those skilled in the art should be understood that, above-mentioned each module of the present invention, each step can realize with the general calculation device, they can concentrate on the single calculation element, perhaps be distributed on the network that a plurality of calculation element forms, alternatively, they can be realized with the executable program code of calculation element, thereby, they can be stored in the memory storage and carry out by calculation element, perhaps they are made into each integrated circuit modules respectively, perhaps a plurality of modules or the step with them is made into the single integrated circuit module and realizes.Like this, the present invention is not restricted to any specific hardware and software combination.
The above is embodiments of the invention only, is not limited to the present invention, and for a person skilled in the art, the present invention can have various changes and variation.Within the spirit and principles in the present invention all, any modification of being made, be equal to replacement, improvement etc., all should be included within protection scope of the present invention.
Claims (10)
1. the method for testing of a programmable logic device (PLD) comprises:
Adopt computerese to realize the function of programmable logic device (PLD) to be measured, carry out described function packet is handled; And, also described packet being sent to described programmable logic device (PLD) to be measured, described programmable logic device (PLD) to be measured is handled described packet;
The function that described computerese is realized is carried out diversity ratio to the result and the described programmable logic device (PLD) to be measured of described packet to the result of described packet, and the output comparative result.
2. the method for claim 1 is characterized in that, described employing computerese realizes that the function of programmable logic device (PLD) to be measured comprises:
Adopt computerese to redefine the logical language that uses on the described programmable logic device (PLD) to be measured;
Adopt the computerese corresponding to describe the function of described programmable logic device (PLD) to be measured with described logical language.
3. the method for claim 1 is characterized in that, also comprises:
Generate protocol package, send described protocol package,, described programmable logic device (PLD) to be measured is carried out functional fault detect according to the result of described programmable logic device (PLD) to be measured to described protocol package to described programmable logic device (PLD) to be measured.
4. the method for claim 1 is characterized in that, also comprises:
After carrying out described function packet handled, and after described programmable logic device (PLD) to be measured handles described packet, display process result respectively.
5. the method for claim 1 is characterized in that, describedly described packet is sent to described programmable logic device (PLD) to be measured comprises:
The tester of giving out a contract for a project produces described packet, and by cascade communication equipment described packet is sent to described programmable logic device (PLD) to be tested.
6. the test macro of a programmable logic device (PLD) comprises: data transmission interface, behavior description processing unit, programmable logic device (PLD) to be measured and difference contrast unit, wherein:
Described data transmission interface is used for sending packet to described behavior description processing unit and programmable logic device (PLD) to be measured;
Described behavior description processing unit, be used to adopt computerese to realize the function of programmable logic device (PLD) to be measured, behind the packet that receives described data transmission interface transmission, carry out described function described packet is handled, result is outputed to described difference contrast unit;
Described programmable logic device (PLD) to be measured is used for behind the packet that receives described data transmission interface transmission described packet being handled, and result is outputed to described difference contrast unit;
Described difference contrast unit is used for the result of described behavior description processing unit and programmable logic device (PLD) to be measured is carried out diversity ratio, and the output comparative result.
7. system as claimed in claim 6 is characterized in that, described data transmission interface comprises: give out a contract for a project tester and cascade communication equipment, wherein:
The described tester of giving out a contract for a project is used to produce described packet, and the packet that produces is sent to described cascade communication equipment;
Described cascade communication equipment is used for the packet that the described tester of giving out a contract for a project produces is sent to described behavior description processing unit and described programmable logic device (PLD) to be measured respectively.
8. system as claimed in claim 6 is characterized in that:
Described behavior description processing unit realizes that by adopting computerese the function of programmable logic device (PLD) to be measured is that the logical language that will use on the described programmable logic device (PLD) to be measured adopts computerese to redefine; And the function of described programmable logic device (PLD) to be measured described in the employing computerese corresponding with described logical language.
9. system as claimed in claim 7 is characterized in that, also comprises the functional fault unit;
The described tester of giving out a contract for a project also is used to generate protocol package, by described cascade communication equipment described protocol package is sent to described functional fault unit;
Described functional fault unit is used for sending described protocol package to described programmable logic device (PLD) to be measured, according to the result of described programmable logic device (PLD) to be measured to described protocol package, described programmable logic device (PLD) to be measured is carried out functional fault detect.
10. system as claimed in claim 6 is characterized in that:
Described difference contrast unit also is used for the result of described behavior description processing unit to described packet, and described programmable logic device (PLD) to be measured shows respectively the result of described packet.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110114893.9A CN102298112B (en) | 2011-05-05 | 2011-05-05 | The method of testing of a kind of PLD and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110114893.9A CN102298112B (en) | 2011-05-05 | 2011-05-05 | The method of testing of a kind of PLD and system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102298112A true CN102298112A (en) | 2011-12-28 |
| CN102298112B CN102298112B (en) | 2016-06-01 |
Family
ID=45358667
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110114893.9A Expired - Fee Related CN102298112B (en) | 2011-05-05 | 2011-05-05 | The method of testing of a kind of PLD and system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102298112B (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104515947A (en) * | 2014-12-12 | 2015-04-15 | 中国电子科技集团公司第五十八研究所 | Rapid configuration and test method for programmable logic device in system programming |
| CN104678292A (en) * | 2015-03-09 | 2015-06-03 | 杭州华三通信技术有限公司 | Test method and device for CPLD (Complex Programmable Logic Device) |
| CN106558348A (en) * | 2016-11-11 | 2017-04-05 | 北京京存技术有限公司 | A kind of eMMC readwrite tests method and apparatus |
| CN107765174A (en) * | 2017-09-07 | 2018-03-06 | 国营芜湖机械厂 | A kind of extensive combinational logic relation reverse device and method of PLD |
| CN110383090A (en) * | 2017-01-18 | 2019-10-25 | 德克萨斯仪器股份有限公司 | The IC chip of encapsulation for I/O signal fault safety verification |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02307125A (en) * | 1989-05-22 | 1990-12-20 | Nec Corp | Detection system for cpu malfunction |
| US6052816A (en) * | 1996-02-28 | 2000-04-18 | Nec Corporation | Programmable ROM and parity programmable ROM having a correction coding circuit |
| US6058253A (en) * | 1996-12-05 | 2000-05-02 | Advanced Micro Devices, Inc. | Method and apparatus for intrusive testing of a microprocessor feature |
| CN1369798A (en) * | 2001-02-14 | 2002-09-18 | 英业达股份有限公司 | Method for testing CPU performance |
| US7325182B2 (en) * | 2004-03-05 | 2008-01-29 | Infineon Technologies Ag | Method and circuit arrangement for testing electrical modules |
| CN101140314A (en) * | 2007-10-12 | 2008-03-12 | 电子科技大学 | On-site programmable gate array wire laying channel verification method and system thereof |
| CN101198936A (en) * | 2005-05-02 | 2008-06-11 | 阿塞米克两合公司 | Method and apparatus for emulating a programmable unit |
| CN101551774A (en) * | 2009-04-24 | 2009-10-07 | 东莞虎门泰达电子有限公司 | Software automatic test system |
| CN101840367A (en) * | 2009-12-23 | 2010-09-22 | 上海高性能集成电路设计中心 | Device for verifying floating point unit of microprocessor |
-
2011
- 2011-05-05 CN CN201110114893.9A patent/CN102298112B/en not_active Expired - Fee Related
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02307125A (en) * | 1989-05-22 | 1990-12-20 | Nec Corp | Detection system for cpu malfunction |
| US6052816A (en) * | 1996-02-28 | 2000-04-18 | Nec Corporation | Programmable ROM and parity programmable ROM having a correction coding circuit |
| US6058253A (en) * | 1996-12-05 | 2000-05-02 | Advanced Micro Devices, Inc. | Method and apparatus for intrusive testing of a microprocessor feature |
| CN1369798A (en) * | 2001-02-14 | 2002-09-18 | 英业达股份有限公司 | Method for testing CPU performance |
| US7325182B2 (en) * | 2004-03-05 | 2008-01-29 | Infineon Technologies Ag | Method and circuit arrangement for testing electrical modules |
| CN101198936A (en) * | 2005-05-02 | 2008-06-11 | 阿塞米克两合公司 | Method and apparatus for emulating a programmable unit |
| CN101140314A (en) * | 2007-10-12 | 2008-03-12 | 电子科技大学 | On-site programmable gate array wire laying channel verification method and system thereof |
| CN101551774A (en) * | 2009-04-24 | 2009-10-07 | 东莞虎门泰达电子有限公司 | Software automatic test system |
| CN101840367A (en) * | 2009-12-23 | 2010-09-22 | 上海高性能集成电路设计中心 | Device for verifying floating point unit of microprocessor |
Non-Patent Citations (1)
| Title |
|---|
| 石坚 等: "PLD自动测试程序生成系统", 《计算机与数字工程》 * |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104515947A (en) * | 2014-12-12 | 2015-04-15 | 中国电子科技集团公司第五十八研究所 | Rapid configuration and test method for programmable logic device in system programming |
| CN104678292A (en) * | 2015-03-09 | 2015-06-03 | 杭州华三通信技术有限公司 | Test method and device for CPLD (Complex Programmable Logic Device) |
| CN106558348A (en) * | 2016-11-11 | 2017-04-05 | 北京京存技术有限公司 | A kind of eMMC readwrite tests method and apparatus |
| CN110383090A (en) * | 2017-01-18 | 2019-10-25 | 德克萨斯仪器股份有限公司 | The IC chip of encapsulation for I/O signal fault safety verification |
| CN110383090B (en) * | 2017-01-18 | 2022-11-22 | 德克萨斯仪器股份有限公司 | Packaged integrated circuit chip for I/O signal fail-safe verification |
| CN107765174A (en) * | 2017-09-07 | 2018-03-06 | 国营芜湖机械厂 | A kind of extensive combinational logic relation reverse device and method of PLD |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102298112B (en) | 2016-06-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108959678B (en) | Method and apparatus for testing the design of satellite wiring harnesses and signal processing units | |
| CN113342583B (en) | Chip verification system, method, device, equipment and storage medium | |
| CN111209203B (en) | Model verification method based on source code | |
| CN104572031A (en) | Method and device for generating test case | |
| US8726224B1 (en) | System, method, and computer program product for hierarchical browsing | |
| CN102298112A (en) | Method and system for testing programmable logic device | |
| CN111897724A (en) | Automatic testing method and device suitable for cloud platform | |
| CN102707712B (en) | Electronic equipment fault diagnosis method and system | |
| CN110321292A (en) | Chip detecting method, device, electronic equipment and computer readable storage medium | |
| US9864004B1 (en) | System and method for diagnosing failure locations in electronic circuits | |
| CN109408309A (en) | The test method and device of multiple terminals | |
| Letychevskyi et al. | Modeling method for development of digital system algorithms based on programmable logic devices | |
| US10568203B2 (en) | Modifying a circuit design | |
| CN107294814A (en) | The method of testing and device of a kind of network-on-chip | |
| US9202004B1 (en) | System, method, and computer program product for ensuring that each simulation in a regression is running a unique configuration | |
| US10599797B1 (en) | System, method, and computer program product for grouping one or more failures in a formal verification | |
| Schmidt et al. | TREM: a tool for mining timed regular specifications from system traces | |
| US9619597B1 (en) | System, method, and computer program product for electronic design configuration space determination and verification | |
| Varghese et al. | Can commercial testing automation tools work for iot? A case study of selenium and node-red | |
| US10733346B1 (en) | Systems and methods for arc-based debugging in an electronic design | |
| CN106919748A (en) | Improve the device and method of FPGA prototype verification efficiency | |
| US9477800B1 (en) | System, method, and computer program product for automatically selecting a constraint solver algorithm in a design verification environment | |
| US10540467B1 (en) | System, method, and computer program product for handling combinational loops associated with the formal verification of an electronic circuit design | |
| Bernardeschi et al. | Application of a genetic algorithm for testing SEUs in SRAM-FPGA Systems | |
| CN105183482A (en) | Network simulation development testing method and system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20160601 Termination date: 20190505 |