CN112559273A - QSPI verification system and method based on UVM - Google Patents
QSPI verification system and method based on UVM Download PDFInfo
- Publication number
- CN112559273A CN112559273A CN202011577907.6A CN202011577907A CN112559273A CN 112559273 A CN112559273 A CN 112559273A CN 202011577907 A CN202011577907 A CN 202011577907A CN 112559273 A CN112559273 A CN 112559273A
- Authority
- CN
- China
- Prior art keywords
- qspi
- verification
- module
- tested
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000012795 verification Methods 0.000 title claims abstract description 59
- 238000000034 method Methods 0.000 title claims abstract description 15
- 230000005284 excitation Effects 0.000 claims abstract description 42
- 238000012360 testing method Methods 0.000 claims abstract description 39
- 230000007246 mechanism Effects 0.000 claims description 9
- 238000004891 communication Methods 0.000 claims description 3
- 238000004806 packaging method and process Methods 0.000 claims description 3
- 238000010200 validation analysis Methods 0.000 claims 1
- 238000007792 addition Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/221—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test buses, lines or interfaces, e.g. stuck-at or open line faults
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2247—Verification or detection of system hardware configuration
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/3668—Software testing
- G06F11/3672—Test management
- G06F11/3684—Test management for test design, e.g. generating new test cases
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
The invention relates to the technical field of chip verification, in particular to a QSPI verification system and a QSPI verification method based on UVM, wherein a scoreboard comprises a reference model and a comparator; the excitation generator is used for generating various types of randomized data packets according to the test cases under the constraint condition and sending the randomized data packets to the driver; the driver is used for converting the randomized data packet into an excitation signal which can be processed by the QSPI module to be tested and sending the excitation signal to the QSPI module to be tested; the first monitor is used for collecting the excitation signal output by the driver and sending the excitation signal to the reference model; the second monitor is used for collecting the data processed by the QSPI module to be tested and sending the data to the comparator; and the comparator is used for comparing the data processed by the QSPI module to be tested with the data output by the reference model and outputting a verification result. The invention applies UVM verification methodology, adopts randomized test, takes coverage rate as guidance and realizes automatic comparison.
Description
Technical Field
The invention relates to the technical field of chip verification, in particular to a QSPI verification system and a QSPI verification method based on UVM.
Background
With the rapid development of integrated circuits, the functional complexity of chips is greatly increased, so that verification occupies more than half of the whole design cycle, the traditional directional verification cannot meet the verification requirements of very large scale integrated circuits, and the verification work becomes more difficult.
QSPI is a special communication interface, which is connected with single, double or four (data line) SPI Flash storage media. Compared with SPI application, the QSPI bus has multiple working modes, each working mode needs a large number of test cases to verify the correctness of the QSPI bus, and the accuracy and efficiency of the traditional verification method are low.
Disclosure of Invention
In order to solve the problems, the invention provides a QSPI verification system and a QSPI verification method based on UVM.
A UVM-based QSPI verification system comprising a stimulus generator, a driver, a first monitor, a second monitor and a scoreboard, the scoreboard comprising a reference model and a comparator;
the excitation generator is used for generating various types of randomized data packets according to the test cases under the constraint condition and sending the randomized data packets to the driver;
the driver is used for converting the randomized data packet into an excitation signal which can be processed by the QSPI module to be tested and sending the excitation signal to the QSPI module to be tested;
the first monitor is used for collecting the excitation signal output by the driver and sending the excitation signal to the reference model;
the second monitor is used for collecting the data processed by the QSPI module to be tested and sending the data to the comparator;
and the comparator is used for comparing the data processed by the QSPI module to be tested with the data output by the reference model and outputting a verification result.
Preferably, the test case name of the test case is specified after UVM _ TESTNAME of makefile, and the corresponding test case instance is automatically instantiated according to the specified test case name by using a factory mechanism.
Preferably, the device further comprises an agent for completing the integrated packaging of the driver, the excitation generator, the first monitor and the second monitor.
Preferably, in a bus system environment, the agent, the reference model and the scoreboard are packaged integrally, and communication among each other is realized through a TLM mechanism.
Preferably, the comparator is configured to compare the data processed by the QSPI module to be tested with the data output by the reference model and calculate a coverage rate:
if the coverage rate reaches one hundred percent, judging that the result is that the verification is passed;
and if the coverage rate does not reach one hundred percent, judging that the verification is failed.
A QSPI verification method based on UVM comprises the following steps:
the excitation generator generates various types of randomized data packets according to the test cases under the constraint condition and sends the randomized data packets to the driver;
the driver converts the randomized data packet into an excitation signal which can be processed by the QSPI module to be tested and sends the excitation signal to the QSPI module to be tested;
the first monitor collects the excitation signal output by the driver and sends the excitation signal to the reference model;
the second monitor collects the processed data of the QSPI module to be tested and sends the data to the comparator;
and the comparator is used for comparing the data processed by the QSPI module to be tested with the data output by the reference model and outputting a verification result.
Preferably, the test case name of the test case is specified after UVM _ TESTNAME of makefile, and the corresponding test case instance is automatically instantiated according to the specified test case name by using a factory mechanism.
Preferably, the comparator is configured to compare data processed by the QSPI module to be tested with data output by the reference model, and output a verification result, where the verification result includes:
comparing the data processed by the QSPI module to be tested with the data output by the reference model and calculating the coverage rate:
if the coverage rate reaches one hundred percent, judging that the result is that the verification is passed;
and if the coverage rate does not reach one hundred percent, judging that the verification is failed.
The invention has the following beneficial effects: the excitation generator generates various types of randomized data packets according to the test cases under the constraint condition and sends the randomized data packets to the driver; the driver converts the randomized data packet into an excitation signal which can be processed by the QSPI module to be tested and sends the excitation signal to the QSPI module to be tested; the first monitor collects the excitation signal output by the driver and sends the excitation signal to the reference model; the second monitor collects the processed data of the QSPI module to be tested and sends the data to the comparator; and the comparator is used for comparing the data processed by the QSPI module to be tested with the data output by the reference model and outputting a verification result. The invention applies UVM verification methodology, adopts randomized test, takes coverage rate as guidance and realizes automatic comparison.
Drawings
The present invention will be described in further detail with reference to the accompanying drawings and specific embodiments.
FIG. 1 is a schematic diagram of the structure of a QSPI verification system based on UVM according to an embodiment of the present invention;
fig. 2 is a schematic flow chart of a QSPI verification method based on UVM according to a second embodiment of the present invention.
Detailed Description
The technical solutions of the present invention will be further described below with reference to the accompanying drawings, but the present invention is not limited to these embodiments.
Example one
The present embodiment proposes a QSPI verification system based on UVM, as shown in fig. 1, which includes a stimulus generator, a driver, a first monitor, a second monitor, and a scoreboard including a reference model and a comparator. The excitation generator is used for generating various types of randomized data packets according to the test cases under the constraint condition and sending the randomized data packets to the driver; the driver is used for converting the randomized data packet into an excitation signal which can be processed by the QSPI module to be tested and sending the excitation signal to the QSPI module to be tested; the first monitor is used for collecting the excitation signal output by the driver and sending the excitation signal to the reference model; the second monitor is used for collecting the data processed by the QSPI module to be tested and sending the data to the comparator; and the comparator is used for comparing the data processed by the QSPI module to be tested with the data output by the reference model and outputting a verification result.
The test case calls default _ sequence through uvm _ config _ db set (), starts the excitation generator sequence, executes task or function in main _ phase to control QSPI bus, carries out read-write operation and function coverage rate of randomized data to the register, compares the read-write data, and ensures the correctness and completeness of function.
The TOP layer declares the interface QSPI _ interface, instantiates the QSPI module to be tested and the test case, establishes the connection between the QSPI module to be tested and the test case verification environment through the interface, and transmits the interface to the component driver, the first monitor and the second monitor through uvm _ config _ db: _ set () function.
The whole verification system is started through a run _ test () function, test cases are transmitted in makefile through UVM _ TESTNAME, the verification system instantiates the class according to the name of the specified test case by using a factory mechanism, and then program execution defined in each phase is executed in sequence according to a phase mechanism in UVM.
The comparator is used for comparing the data processed by the QSPI module to be tested with the data output by the reference model and calculating the coverage rate: if the coverage rate reaches one hundred percent, judging that the result is that the verification is passed; and if the coverage rate does not reach one hundred percent, judging that the verification is failed.
In the present embodiment, the accuracy of the verification is ensured by the calculation of the coverage.
Example two
Based on the QSPI verification system based on the UVM in the first embodiment, correspondingly, in terms of a method, the second embodiment provides a QSPI verification method based on the UVM, as shown in fig. 2, and specifically includes the following steps:
s1: the excitation generator generates various types of randomized data packets according to the test cases under the constraint condition and sends the randomized data packets to the driver;
s2: the driver converts the randomized data packet into an excitation signal which can be processed by the QSPI module to be tested and sends the excitation signal to the QSPI module to be tested;
s3: the first monitor collects the excitation signal output by the driver and sends the excitation signal to the reference model;
s4: the second monitor collects the processed data of the QSPI module to be tested and sends the data to the comparator;
s5: and the comparator is used for comparing the data processed by the QSPI module to be tested with the data output by the reference model and outputting a verification result.
In an embodiment, the test case name of the test case is specified after UVM _ TESTNAME of makefile, and the corresponding test case instance is automatically instantiated according to the specified test case name by using a factory mechanism.
In an embodiment, the comparing unit is configured to compare the data processed by the QSPI module to be tested with the data output by the reference model, and output the verification result, where the comparing unit is configured to:
comparing the data processed by the QSPI module to be tested with the data output by the reference model and calculating the coverage rate: if the coverage rate reaches one hundred percent, judging that the result is that the verification is passed; and if the coverage rate does not reach one hundred percent, judging that the verification is failed.
The technical solution and the technical effect based on the present embodiment are the same as those of the hardware embodiment, and therefore are not described again.
Various modifications or additions may be made to the described embodiments or alternatives may be employed by those skilled in the art without departing from the spirit or ambit of the invention as defined in the appended claims.
Claims (8)
1. A QSPI verification system based on UVM comprising a stimulus generator, a driver, a first monitor, a second monitor and a scoreboard, the scoreboard comprising a reference model and a comparator;
the excitation generator is used for generating various types of randomized data packets according to the test cases under the constraint condition and sending the randomized data packets to the driver;
the driver is used for converting the randomized data packet into an excitation signal which can be processed by the QSPI module to be tested and sending the excitation signal to the QSPI module to be tested;
the first monitor is used for collecting the excitation signal output by the driver and sending the excitation signal to the reference model;
the second monitor is used for collecting the data processed by the QSPI module to be tested and sending the data to the comparator;
and the comparator is used for comparing the data processed by the QSPI module to be tested with the data output by the reference model and outputting a verification result.
2. The QSPI verification system based on UVM of claim 1, wherein the test case name of said test case is specified after UVM _ TESTNAME of makefile, and the corresponding test case instance is automatically instantiated according to the specified test case name by using factory mechanism.
3. A UVM-based QSPI verification system in accordance with claim 1 further including an agent for completing an integrated packaging of the driver, stimulus generator, first monitor and second monitor.
4. A UVM based QSPI validation system according to claim 3 wherein the integrated packaging of the broker, reference model, scoreboard is done in a bus system environment, with communication between each other via TLM mechanisms.
5. The QSPI verification system based on UVM of claim 1, wherein said comparator is used to compare the data processed by QSPI module under test with the data output by reference model and calculate the coverage:
if the coverage rate reaches one hundred percent, judging that the result is that the verification is passed;
and if the coverage rate does not reach one hundred percent, judging that the verification is failed.
6. A QSPI verification method based on UVM is characterized by comprising the following steps:
the excitation generator generates various types of randomized data packets according to the test cases under the constraint condition and sends the randomized data packets to the driver;
the driver converts the randomized data packet into an excitation signal which can be processed by the QSPI module to be tested and sends the excitation signal to the QSPI module to be tested;
the first monitor collects the excitation signal output by the driver and sends the excitation signal to the reference model;
the second monitor collects the processed data of the QSPI module to be tested and sends the data to the comparator;
and the comparator is used for comparing the data processed by the QSPI module to be tested with the data output by the reference model and outputting a verification result.
7. The QSPI verification method based on UVM of claim 6, wherein the test case name of said test case is specified after UVM _ TESTNAME of makefile, and the corresponding test case instance is automatically instantiated according to the specified test case name by using factory mechanism.
8. The QSPI verification method based on UVM of claim 6, wherein said comparator for comparing the data processed by the QSPI module under test with the data output by the reference model and outputting the verification result comprises:
comparing the data processed by the QSPI module to be tested with the data output by the reference model and calculating the coverage rate:
if the coverage rate reaches one hundred percent, judging that the result is that the verification is passed;
and if the coverage rate does not reach one hundred percent, judging that the verification is failed.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011577907.6A CN112559273A (en) | 2020-12-28 | 2020-12-28 | QSPI verification system and method based on UVM |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011577907.6A CN112559273A (en) | 2020-12-28 | 2020-12-28 | QSPI verification system and method based on UVM |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN112559273A true CN112559273A (en) | 2021-03-26 |
Family
ID=75033831
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011577907.6A Pending CN112559273A (en) | 2020-12-28 | 2020-12-28 | QSPI verification system and method based on UVM |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112559273A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113157269A (en) * | 2021-06-10 | 2021-07-23 | 上海齐感电子信息科技有限公司 | Verification system and verification method thereof |
| CN113486625A (en) * | 2021-06-29 | 2021-10-08 | 海光信息技术股份有限公司 | Chip verification method and verification system |
| CN114374514A (en) * | 2022-01-04 | 2022-04-19 | 电子科技大学 | UVM-based ECDSA verification system and method |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103530216A (en) * | 2013-10-12 | 2014-01-22 | 江苏华丽网络工程有限公司 | PCIE verification method based on UVM |
| CN106021044A (en) * | 2016-05-10 | 2016-10-12 | 中国电子科技集团公司第三十八研究所 | Reusable SPI (Serial Peripheral Interface) bus protocol module verification environment platform and verification method thereof |
| CN109739699A (en) * | 2018-11-06 | 2019-05-10 | 电子科技大学 | A kind of SPI verification method based on UVM verification methodology |
-
2020
- 2020-12-28 CN CN202011577907.6A patent/CN112559273A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103530216A (en) * | 2013-10-12 | 2014-01-22 | 江苏华丽网络工程有限公司 | PCIE verification method based on UVM |
| CN106021044A (en) * | 2016-05-10 | 2016-10-12 | 中国电子科技集团公司第三十八研究所 | Reusable SPI (Serial Peripheral Interface) bus protocol module verification environment platform and verification method thereof |
| CN109739699A (en) * | 2018-11-06 | 2019-05-10 | 电子科技大学 | A kind of SPI verification method based on UVM verification methodology |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113157269A (en) * | 2021-06-10 | 2021-07-23 | 上海齐感电子信息科技有限公司 | Verification system and verification method thereof |
| CN113157269B (en) * | 2021-06-10 | 2023-11-17 | 上海齐感电子信息科技有限公司 | Verification system and verification method thereof |
| CN113486625A (en) * | 2021-06-29 | 2021-10-08 | 海光信息技术股份有限公司 | Chip verification method and verification system |
| CN114374514A (en) * | 2022-01-04 | 2022-04-19 | 电子科技大学 | UVM-based ECDSA verification system and method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN112559273A (en) | QSPI verification system and method based on UVM | |
| CN107038280B (en) | Software and hardware collaborative simulation verification system and method | |
| CN103529821B (en) | A kind of configurableization method and device of the diagnosing protocol stack system based on CAN bus | |
| US11893331B2 (en) | Device verification method, UVM verification platform, electronic apparatus and storage medium | |
| CN104636254A (en) | Method and device for generating test case, testing method and testing equipment | |
| CN113342583B (en) | Chip verification system, method, device, equipment and storage medium | |
| US7577876B2 (en) | Debug system for data tracking | |
| CN114444420A (en) | Verification IP integration method and system based on chip verification | |
| WO2021244535A1 (en) | Vehicle software fault detection method, apparatus and device, and storage medium | |
| CN115496034B (en) | Multi-mode GPU joint simulation system | |
| CN115688676B (en) | TLM-based GPU joint simulation system | |
| CN109885905B (en) | Verification system for improving function verification efficiency of digital circuit | |
| CN115686655B (en) | Combined simulation system for GPU IP verification | |
| CN104486169A (en) | Reusable automatic detection and random verification system and method | |
| CN115719047A (en) | Joint simulation system based on waveform GPU | |
| CN114239453A (en) | Simulation verification platform construction method, simulation verification method, device and equipment | |
| CN114036883A (en) | UART module-level verification platform based on UVM and VIP | |
| CN110457743B (en) | Chip detection method based on FPGA | |
| CN113961186A (en) | Interface rapid configuration method, device, equipment and medium of UVM (Universal verification Module) verification platform | |
| CN117331775A (en) | Reference model calling method, device, equipment and storage medium | |
| CN115618800B (en) | GPU joint simulation system based on DPI | |
| CN115134427B (en) | Communication protocol coordination method, device, computer equipment and storage medium | |
| CN116432593A (en) | Chip peripheral module verification method based on UVM | |
| CN111813387A (en) | Testing device, construction method thereof and automatic testing method | |
| CN111786842B (en) | Data processing method and hardware-in-the-loop test system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |