CN112506728B - Test method and device for prototype verification system - Google Patents
Test method and device for prototype verification system Download PDFInfo
- Publication number
- CN112506728B CN112506728B CN202110150481.4A CN202110150481A CN112506728B CN 112506728 B CN112506728 B CN 112506728B CN 202110150481 A CN202110150481 A CN 202110150481A CN 112506728 B CN112506728 B CN 112506728B
- Authority
- CN
- China
- Prior art keywords
- test
- information
- module
- verification system
- prototype verification
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2247—Verification or detection of system hardware configuration
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
Abstract
The application provides a test method and a test device for a prototype verification system, which comprise a test module and an interaction module; the interaction module is connected with the test module and used for sending a test instruction to the test module and displaying feedback information through interaction with a user; the test module is connected with the prototype verification system to be tested and used for testing the prototype verification system to be tested according to test information and sending feedback information to the interaction module, wherein the test information is of a chain table structure, and test contents and address information of a next chain table are stored in each chain table. The chain table is used for storing the test information, so that the test information is convenient to maintain and update, the test task can be automatically completed conveniently and efficiently, the labor cost in the test is saved, the test time is shortened, and the test efficiency is improved. In addition, through the screening and matching of the test information, the test device can be compatible with different prototype verification systems to be tested, a plurality of different products can be tested simultaneously, and the test efficiency is further improved.
Description
Technical Field
The present invention relates to the field of FPGA prototype verification system technologies, and in particular, to a test method and apparatus for a prototype verification system.
Background
A prototype verification system for an FPGA (Field Programmable Gate Array) is an indispensable software and hardware tool for an integrated circuit design company in a chip verification stage. Before a prototype verification system is delivered to a user for chip verification, the reliability, stability and performance indexes of the prototype verification system can be ensured only through multiple tests, such as conventional interface on-off tests, interface performance tests, system pressure tests and the like.
The inventor finds that in the process of implementing the scheme of the application, when a prototype verification system needs to be tested, the method in the prior art is usually that a tester manually confirms the type and the test items of a tested product, then different test logics and different test steps are downloaded through a user control interface in an upper computer, the test logics and the test steps are loaded, set and operated one by one, and the final test result is read back through different interfaces.
Disclosure of Invention
The application provides a testing method and a testing device for a prototype verification system, which are used for improving the testing efficiency of the FPGA prototype verification system.
According to a first aspect of embodiments of the present application, there is provided a testing apparatus for a prototype verification system, the apparatus comprising a testing module and an interaction module;
the interaction module is connected with the test module and used for sending a test instruction to the test module and displaying feedback information through interaction with a user;
the test module is connected with the prototype verification system to be tested and is used for testing the prototype verification system to be tested according to test information and sending the feedback information obtained in the test process to the interaction module after receiving a test instruction sent by the interaction module, wherein the test information is a chain table structure, and test contents and address information of the next chain table are stored in each chain table.
Optionally, when the test module tests the prototype verification system to be tested according to the test information, the test module is specifically configured to:
acquiring current test content, wherein the current test content is the test content in the current linked list;
initializing and setting resources required by the current test content;
testing the prototype verification system to be tested according to the current test content;
and acquiring the test content in the next linked list according to the address information of the next linked list stored in the current linked list.
Optionally, the test module is further configured to:
before testing the prototype verification system to be tested according to the test information, acquiring identification information of the prototype verification system to be tested, and screening out the test information matched with the prototype verification system to be tested from the stored test information according to the identification information and a preset matching algorithm to serve as the test information for testing.
Optionally, the test content includes one or more of the following:
test item information, initialization information, test expected result information, wherein the initialization information comprises one or more of the following: clock resource indication information, reset resource indication information, timer on/off indication information, error correction logic on/off indication information, and error insertion logic on/off indication information.
Optionally, when the interaction module is configured to send a test instruction to the test module through interaction with a user, the interaction module is specifically configured to:
acquiring a user instruction given by a user on a user control interface of an interactive module;
and executing a preset test script according to the user instruction so as to send a test instruction to the test module.
Optionally, the feedback information includes one or more of the following information:
the system model, the test progress and the test result corresponding to the test project of the current tested system.
Optionally, the test module is further configured to:
and updating the linked list structure according to the change of the test requirement and/or the newly added product line.
Optionally, when the prototype verification system under test uses different communication protocols, the apparatus further includes a protocol conversion module, where the protocol conversion module is configured to connect the prototype verification system under test using different communication protocols to the test module.
Optionally, the protocol conversion module is a logic module constructed by using a bus protocol of an FPGA program simulation standard, where the bus protocol of the FPGA program simulation standard includes I2C, AXI, or LocalBus.
According to a second aspect of embodiments of the present application, there is provided a test method for a prototype verification system, the method comprising:
acquiring a test instruction through interaction with a user;
testing the prototype verification system to be tested according to the test information and acquiring feedback information in the test process, wherein the test information is of a linked list structure, and test contents and address information of the next linked list are stored in each linked list;
and displaying the feedback information to a user.
Optionally, the testing the prototype verification system to be tested according to the test information includes:
acquiring current test content, wherein the current test content is the test content in the current linked list;
initializing and setting resources required by the current test content;
testing the prototype verification system to be tested according to the current test content;
and acquiring the test content in the next linked list according to the address information of the next linked list stored in the current linked list.
Optionally, before testing the prototype verification system to be tested according to the test information, the method further includes:
acquiring identification information of a prototype verification system to be tested;
and screening out the test information matched with the prototype verification system to be tested from the stored test information according to the identification information and a preset matching algorithm to serve as the test information for testing.
Optionally, the test content includes one or more of the following:
test item information, initialization information, test expected result information, wherein the initialization information comprises one or more of the following: clock resource indication information, reset resource indication information, timer on/off indication information, error correction logic on/off indication information, and error insertion logic on/off indication information.
Optionally, obtaining the test instruction through interacting with the user includes:
acquiring a user instruction given by a user on a user control interface;
and executing a preset test script according to the user instruction to obtain the test instruction.
Optionally, the feedback information includes one or more of the following information:
the system model, the test progress and the test result corresponding to the test project of the current tested system.
Optionally, the method further includes:
and updating the linked list according to the change of the test requirement and/or the newly added product line.
Optionally, when the prototype verification system under test uses different communication protocols, the method further includes:
before testing the prototype verification system to be tested, a connection is established with the prototype verification system to be tested using a different communication protocol through protocol conversion.
Optionally, the protocol conversion is a logic module constructed by using an FPGA program to simulate a standard bus protocol, where the standard bus protocol includes I2C, AXI, or LocalBUS.
The technical scheme provided by the application can comprise the following beneficial effects:
the embodiment of the application provides a testing device for a prototype verification system, which comprises a testing module and an interaction module; the interaction module is connected with the test module and used for sending a test instruction to the test module and displaying feedback information through interaction with a user; the test module is connected with the prototype verification system to be tested and is used for testing the prototype verification system to be tested according to test information and sending the feedback information obtained in the test process to the interaction module after receiving a test instruction sent by the interaction module, wherein the test information is a chain table structure, and test contents and address information of the next chain table are stored in each chain table. In the embodiment of the application, the linked list is used for storing the test information, the maintenance and the updating are convenient, the user only needs to operate on the interactive module, the test device can automatically complete the test delivery of one or more prototype verification systems, the test task is more convenient and more efficient to complete, the manual intervention link is reduced, the labor cost during the test is saved, the test time is shortened, the error probability of manual operation is reduced, the verification efficiency is improved, the remote operation can be supported, and the automatic regression batch test is suitable for automatic regression.
In addition, by acquiring the identification information of the prototype verification system to be tested, the test information matched with the prototype verification system to be tested can be screened from the stored test information and then tested, so that the test information stored by the test device can be compatible with different prototype verification systems to be tested, further, a plurality of different products can be tested simultaneously, and the test efficiency is improved.
In addition, system-level expansion can be realized by protocol conversion at the interface, the prototype verification systems to be tested of various different protocols can be connected to the test device, and the function of completing delivery test of a plurality of sets of prototype verification systems by running one-time automatic test is realized, so that the test time is further saved, and the test efficiency is improved.
It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory only and are not restrictive of the application.
Drawings
In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the drawings needed to be used in the description of the embodiments or the prior art will be briefly described below, and it is obvious for those skilled in the art to obtain other drawings without inventive exercise. Furthermore, these descriptions should not be construed as limiting the embodiments, wherein elements having the same reference number designation are identified as similar elements throughout the figures, and the drawings are not to scale unless otherwise specified.
Fig. 1 is a schematic diagram of a testing apparatus for a prototype verification system according to an embodiment of the present disclosure;
fig. 2 is a schematic diagram of a testing apparatus for a prototype verification system according to an embodiment of the present disclosure;
FIG. 3 is a diagram of a linked list provided by an embodiment of the present application;
fig. 4 is a schematic diagram of a testing apparatus for a prototype verification system according to an embodiment of the present disclosure;
fig. 5 is a flowchart of a testing method for a prototype verification system according to an embodiment of the present disclosure.
Detailed Description
The technical solutions in the embodiments of the present application will be described in detail below with reference to the drawings in the embodiments of the present application. When referring to the drawings, the same numbers in different drawings represent the same or similar elements unless otherwise specified. It should be apparent that the examples described below are only a part of examples of the present application and not all examples, or that the embodiments described in the following exemplary examples do not represent all embodiments consistent with the present application. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
The terms "first," "second," "third," and the like in the description, claims, and drawings of the embodiments of the present application are used for distinguishing between different objects and not for limiting a particular order. In the embodiments of the present application, words such as "exemplary" or "for example" are used to mean serving as an example, instance, or illustration. Any embodiment or design described herein as "exemplary" or "e.g.," should not be construed as preferred or advantageous over other embodiments or designs. Rather, use of the word "exemplary" or "such as" is intended to present concepts related in a concrete fashion.
In the present application, the names of the units/modules do not limit the units/modules themselves, and in practical implementations, the units/modules may be referred to by other names, so long as the functions of the units/modules are similar to those of the present application, and all of the units/modules belong to the scope of the claims and the equivalent technology of the present application.
Fig. 1 is a schematic diagram of a testing apparatus for a prototype verification system according to an embodiment of the present disclosure. The testing device can be used for testing the FPGA prototype verification system. The testing device may include an interaction module and a testing module.
The interaction module is connected with the test module and used for sending a test instruction to the test module and displaying feedback information through interaction with a user.
The test module is connected with the prototype verification system to be tested and is used for testing the prototype verification system to be tested according to test information and sending the feedback information obtained in the test process to the interaction module after receiving a test instruction sent by the interaction module, wherein the test information is a chain table structure, and test contents and address information of the next chain table are stored in each chain table.
Referring to fig. 1, 101 in fig. 1 is the test apparatus, which may include an interaction module 1011 and test modules 1012, 102, which are prototype verification systems to be tested.
In specific implementation, an interaction module, namely a user control interface, can be realized on a PC (personal computer) end of the upper computer, a test module can be realized on hardware such as an FPGA (field programmable gate array) and the like, the test module can also be called as a controller, and the controller is connected with the PC end of the upper computer and a product to be tested (namely a prototype verification system to be tested). As an example, refer to fig. 2, where fig. 2 is a schematic diagram of a testing apparatus for a prototype verification system according to another embodiment of the present application.
And the prototype to be tested is provided with an FPGA. It should be noted that the testing apparatus may be connected to a set of prototype verification systems to be tested, or may also be connected to multiple sets of prototype verification systems to be tested at the same time, which is not limited in this embodiment of the application, and fig. 1 and 2 only show the case where a set of prototype verification systems to be tested is connected.
As shown in fig. 2, in a specific implementation, the controller (i.e., the test module) may include a hardware interface such as a standard USB/PCIE/ethernet interface for communicating with the user control interface, and the controller may further include an automation test module, which may be further specifically divided into three parts, i.e., a main function module, an interface 1, and an interface 2.
The main function module is a module with test information (chain table structure) and scheduling algorithm, the interface 1 is an interface for butting the user control interface with the automatic test module, and the interface 2 is an interface for butting the automatic test module with the prototype verification system to be tested, so that the communication between the automatic test module and the prototype verification system to be tested is realized.
As an example, in a specific implementation, the interface 1, the interface 2, and the main function module in the automation test module may be implemented using FPGA hardware description language programming, and may be downloaded into the FPGA of the controller by generating a corresponding bit stream file.
The embodiments of the present application are not limited to the test contents, and those skilled in the art can select and design according to different requirements/different scenarios, and these choices and designs can be used herein without departing from the spirit and scope of the present application.
In this embodiment or some other embodiments of the present application, the test content may include one or more of the following:
test item information, initialization information, test expected result information, wherein the initialization information comprises one or more of the following: clock resource indication information, reset resource indication information, timer on/off indication information, error correction logic on/off indication information, error insertion logic on/off indication information, and the like. The initialization information may further include a product model number, an on-chip type, and the like.
By way of example, the test item information may include one or more of an I/O on-off test of the FPGA, an I/O single-ended transmission rate test of the FPGA, an I/O differential (LVDS/SSTL) transmission rate test of the FPGA, a performance test of a DDR3/DDR4 interface on the FPGA board, a rate test of high-speed transceiving resources in the FPGA, and the like. The above test items can be a stress test of the test item in cooperation with long-time (timing) control. The test expected result information may include, for example, error counts, diagnostic registers, FPGA internal QUAD status register 1, and the like.
The method and the device are specially used for testing the prototype verification system, and in the scheme, the test information is specially defined for the prototype verification system to be tested, such as I/O, SERDES, DDR3 and the like. The resources required by the test content are also specifically defined for the prototype verification system to be tested, for example, the clock resources involved in the initialization information are less than or equal to 6 groups, the reset resources are less than or equal to 2 groups, and the like.
An example of a linked list structure may be seen in fig. 3, where fig. 3 is a schematic diagram of a linked list structure provided in an embodiment of the present application. In fig. 3, there are two linked lists, where the left linked list points to the right linked list, i.e., the left linked list stores the address of the next linked list (i.e., the right linked list).
In the specific implementation of the test, the situation that simple test items can cover may be shown, for example, by a linked list of 10 address spaces on the left side of fig. 3, while for complex test items, the address space of the linked list may be expanded, and the definition of the linked list may be richer to meet the higher-order test requirement, for example, as shown by a linked list of 20 address spaces on the right side of fig. 3. In addition, the address space of the linked list can also contain some reserved spaces to facilitate future maintenance.
Test information is stored in the test device. Specifically, the test information can be compiled by using FPGA program logic and then stored in an automatic test module.
In this embodiment or some other embodiments of the present application, when the test module tests the prototype verification system to be tested according to the test information, the test module is specifically configured to:
acquiring current test content, wherein the current test content is the test content in the current linked list;
initializing and setting resources required by the current test content;
testing the prototype verification system to be tested according to the current test content;
and acquiring the test content in the next linked list according to the address information of the next linked list stored in the current linked list to be used as the new current test content.
In some scenarios, all of the stored test information may be used during testing to test one or more prototype verification systems under test.
In other scenarios, the prototype verification system to be tested not only has a plurality of different products, but also stores a complete piece of test information in the test equipment for better compatibility and realization of simultaneous testing of the different products, but can screen out the part of the test information matched with the product to be tested from the stored test information for testing. In other words, in the scheme of the present application, one copy of test information is prepared (i.e., one set of linked list is prepared). If necessary, test information may be "clipped," i.e., the linked list structure may be "clipped," e.g., some of the linked lists are removed from the linked list structure, or some of the test contents are removed from the linked lists, etc., without executing all of the linked lists.
Thus, in this embodiment or some other embodiments of the present application, the test module may further be configured to:
before testing the prototype verification system to be tested according to the test information, acquiring identification information of the prototype verification system to be tested, and screening out the test information matched with the prototype verification system to be tested from the stored test information according to the identification information and a preset matching algorithm to serve as the test information for testing.
In specific implementation, an adaptation interface may be set on one side of a product to be tested (i.e., a prototype verification system to be tested), before testing, identification information of the product is mapped to the main function module through the adaptation interface, and when testing, the main function module screens out part of test information to be used by the product from the stored test information according to a preset matching algorithm and then tests the product.
For example, a table of correspondence between the identification information and the screening method may be preset, the corresponding screening method may be found by matching the obtained identification information from the table, and the screening method may specifically be to remove one or some linked lists from the linked list structure, or to remove some test contents from the linked list, and so on.
In this embodiment or some other embodiments of the present application, when the interaction module is configured to send a test instruction to the test module through interaction with a user, the interaction module is specifically configured to:
acquiring a user instruction given by a user on a user control interface of an interactive module;
and executing a preset test script according to the user instruction so as to send a test instruction to the test module.
In this embodiment or some other embodiments of the present application, the feedback information includes one or more of the following information:
the system model, the test progress and the test result corresponding to the test project of the current tested system.
In the embodiment of the application, the FPGA can be used for virtualizing the device interface of a chain table type, the current product type, the test item information, the related setting, the operation content and other test information are stored, a user also can automatically complete the test delivery of a plurality of prototype verification systems to be tested only by executing one script program of the upper computer, the test is completed more conveniently and efficiently, the manual intervention link is reduced, and the labor and the time are saved.
In the test process, the polling test can be carried out once until each test result is output finally, and the timer logic defined in the chain table can be started to finish the cycle test until the timer is up. In addition, the error correction logic and the error insertion logic can provide a further test method to realize the further test requirement.
In the automatic test starting stage, a user can execute a fixed test script on a user control interface to give a test starting instruction to the test device.
The scheduling algorithm in the automated testing module obtains the test information from the linked list structure, and then performs initialization setting on the resources required by the current test content in sequence, which may include, for example, voltage setting, frequency setting, reset setting, starting timing logic, inserting error logic, error correction logic, and the like, and then starts the testing process.
The user can view the test feedback of the current test, such as the system model, the test progress and the result of the corresponding test item, etc., in real time through the interface 1 on the user control interface.
If the prototype verification system to be tested needs multiple tests, the next operation can be determined by reading the next address in the current linked list, in other words, the scheduling algorithm skips to the next item by reading the address information of the next item of test stored in the current linked list, and continues to test until all tests in the linked list are completed.
In addition, in this embodiment or some other embodiments of the present application, the test module is further configured to:
and updating the linked list structure according to the change of the test requirement and/or the newly added product line.
The storage mode of the test information is a linked list structure, which is convenient for the subsequent new product line upgrading to add new test items. Standardized module definitions can be adopted, and corresponding test items are increased or decreased through chain table expansion. For example, the Serdes I/O performance and DDR4 interface performance test items can be newly added to the linked list according to the latest test requirement, one DDR3 interface performance test item is reduced, and the linked list stored in the FPGA can be updated. The mode can complete unified and automatic test process control aiming at different systems and different test items, avoids manual intervention, can complete one-stop delivery test flow, saves test labor cost, shortens test time, reduces the error probability of manual operation, and improves verification efficiency. The test method can support remote operation and is suitable for automatic regression batch test.
In addition, the test equipment in the scheme of the application not only can complete the test of all delivery test items for one time aiming at a set of prototype verification system, but also can carry out protocol conversion.
In other words, in this embodiment or some other embodiments of the present application, when the prototype verification system under test uses different communication protocols, the apparatus may further include a protocol conversion module for connecting the prototype verification system under test using different communication protocols to the test module.
As an example, the protocol conversion module may be a logic module constructed by using a bus protocol of FPGA program simulation standard, wherein the bus protocol of the standard may include I2C, AXI, LocalBus, or the like.
The protocol conversion can be a logic module constructed by using an FPGA program simulation standard bus protocol (such as I2C/AXI/LocalBUS), and the logic module is compiled and stored in the FPGA of the prototype verification system to be tested, so that system level expansion is completed, and all delivery tests of a plurality of prototype verification systems can be completed by running one-time automatic test.
When the protocol conversion is specifically implemented, the I2C can be used for expansion, the I2C bus only has two lines, so that the occupied resources are small, the expansion is easy, the preparation time of a building link (programming of a protocol conversion module and the like) before the automatic test can be reduced, and the test can be carried out on line quickly. The AXI protocol can also be used, the speed performance of the AXI protocol is improved compared with that of I2C, and the cross polling checking result of different systems to be tested can be realized besides the most basic reading and writing.
As an example, refer to fig. 4, where fig. 4 is a schematic diagram of a testing apparatus for a prototype verification system according to another embodiment of the present application. In fig. 4, through protocol conversion, N prototype verification systems to be tested (i.e., N products to be tested) can be connected to the same user control interface, and the function of performing delivery test of multiple prototype verification systems by running one automatic test is realized, so that the test time is further saved, and the test efficiency is improved.
Fig. 4 also shows an adaptation interface. Protocol conversion is to accommodate different communication interfaces. The adapter interface is used for being compatible with different products to be tested, so that a plurality of products can be tested simultaneously. The adaptation interface maps the information of the product to be tested to the main function module, when the test is started, the main function module screens out the test item matched with the current product through an algorithm, and then the communication is carried out through protocol conversion, so that the test is realized. Due to the existence of the adaptive interface, the products 1 to N to be tested in FIG. 4 can be not only multiple products of the same kind, but also multiple different products.
In the embodiment of the application, the linked list is used for storing the test information, the maintenance and the updating are convenient, the user only needs to operate on the interactive module, the test device can automatically complete the test delivery of one or more prototype verification systems, the test task is more convenient and more efficient to complete, the manual intervention link is reduced, the labor cost during the test is saved, the test time is shortened, the error probability of manual operation is reduced, the verification efficiency is improved, the remote operation can be supported, and the automatic regression batch test is suitable for automatic regression.
In addition, by acquiring the identification information of the prototype verification system to be tested, the test information matched with the prototype verification system to be tested can be screened from the stored test information for testing. Therefore, through screening and matching of the test information, the test device can be compatible with different prototype verification systems to be tested, a plurality of different products can be tested simultaneously, and the test efficiency is further improved.
In addition, system-level expansion can be realized by protocol conversion at the interface, the prototype verification systems to be tested of various different protocols can be connected to the test device, and the function of completing delivery test of a plurality of sets of prototype verification systems by running one-time automatic test is realized, so that the test time is further saved, and the test efficiency is improved.
The following are examples of methods that may be used in embodiments of the apparatus of the present application. For details which are not disclosed in the method embodiments of the present application, reference is made to the apparatus embodiments of the present application.
Fig. 5 is a flowchart of a testing method for a prototype verification system according to an embodiment of the present application. Referring to fig. 5, the method may specifically include:
step S501, obtaining a test instruction through interaction with a user;
step S502, testing the prototype verification system to be tested according to the test information and acquiring the feedback information in the test process, wherein the test information is a chain table structure, and each chain table stores the test content and the address information of the next chain table;
step S503, displaying the feedback information to the user.
In this embodiment or some other embodiments of the present application, the testing the prototype verification system to be tested according to the test information may specifically include:
acquiring current test content, wherein the current test content is the test content in the current linked list;
initializing and setting resources required by the current test content;
testing the prototype verification system to be tested according to the current test content;
and acquiring the test content in the next linked list according to the address information of the next linked list stored in the current linked list to be used as the new current test content.
In this embodiment or some other embodiments of the present application, before testing the prototype verification system under test according to the test information, the method may further include:
acquiring identification information of a prototype verification system to be tested;
and screening out the test information matched with the prototype verification system to be tested from the stored test information according to the identification information and a preset matching algorithm to serve as the test information for testing.
In this embodiment or some other embodiments of the present application, the test content may specifically include one or more of the following:
test item information, initialization information, test expected result information, wherein the initialization information comprises one or more of the following: clock resource indication information, reset resource indication information, timer on/off indication information, error correction logic on/off indication information, and error insertion logic on/off indication information.
In this embodiment or some other embodiments of the present application, obtaining the test instruction through interaction with the user may specifically include:
acquiring a user instruction given by a user on a user control interface;
and executing a preset test script according to the user instruction to obtain the test instruction.
In this embodiment or some other embodiments of the present application, the feedback information may specifically include one or more of the following information:
the system model, the test progress and the test result corresponding to the test project of the current tested system.
In this embodiment or some other embodiments of the present application, the method may further include:
and updating the linked list structure according to the change of the test requirement and/or the newly added product line.
In this embodiment or some other embodiments of the present application, when the prototype verification system under test uses different communication protocols, the method may further include:
before testing the prototype verification system to be tested, a connection is established with the prototype verification system to be tested using a different communication protocol through protocol conversion.
In this embodiment or some other embodiments of the present application, the protocol conversion may specifically be a logic module constructed by using a bus protocol of FPGA program simulation standard, where the bus protocol of the standard may specifically include I2C, AXI, or LocalBUS, and the like.
The method in the above embodiments has been described in detail in the embodiments of the related devices, and is not repeated here.
In the embodiment of the application, the linked list is used for storing the test information, the maintenance and the updating are convenient, the user only needs to operate on the interactive module, the test device can automatically complete the test delivery of one or more prototype verification systems, the test task is more convenient and more efficient to complete, the manual intervention link is reduced, the labor cost during the test is saved, the test time is shortened, the error probability of manual operation is reduced, the verification efficiency is improved, the remote operation can be supported, and the automatic regression batch test is suitable for automatic regression.
In addition, by acquiring the identification information of the prototype verification system to be tested, the test information matched with the prototype verification system to be tested can be screened from the stored test information for testing. Therefore, through screening and matching of the test information, the test device can be compatible with different prototype verification systems to be tested, a plurality of different products can be tested simultaneously, and the test efficiency is further improved.
In addition, system-level expansion can be realized by protocol conversion at the interface, the prototype verification systems to be tested of various different protocols can be connected to the test device, and the function of completing delivery test of a plurality of sets of prototype verification systems by running one-time automatic test is realized, so that the test time is further saved, and the test efficiency is improved.
Other embodiments of the present application will be apparent to those skilled in the art from consideration of the specification and practice of the invention disclosed herein. This application is intended to cover any variations, uses, or adaptations of the invention following, in general, the principles of the application and including such departures from the present disclosure as come within known or customary practice within the art to which the invention pertains. It is intended that the specification and examples be considered as exemplary only, with a true scope and spirit of the application being indicated by the following claims.
It will be understood that the present application is not limited to the precise arrangements described above and shown in the drawings and that various modifications and changes may be made without departing from the scope thereof. The scope of the application is limited only by the appended claims.
Claims (16)
1. A test apparatus for a prototype validation system, the apparatus comprising a test module and an interaction module;
the interaction module is connected with the test module and used for sending a test instruction to the test module and displaying feedback information through interaction with a user;
the test module is connected with the prototype verification system to be tested and is used for testing the prototype verification system to be tested according to test information and sending the feedback information obtained in the test process to the interaction module after receiving a test instruction sent by the interaction module, wherein the test information is a chain table structure, and test contents and address information of the next chain table are stored in each chain table;
the test module is further configured to:
before testing the prototype verification system to be tested according to the test information, acquiring identification information of the prototype verification system to be tested, and screening out test information matched with the prototype verification system to be tested from the stored test information according to the identification information and a preset matching algorithm to serve as test information for testing, wherein the method specifically comprises the following steps: presetting a corresponding table of identification information and a screening method, matching from the corresponding table according to the acquired identification information, and searching the corresponding screening method, wherein the screening method specifically comprises the step of removing part of the linked list from the linked list structure or removing part of test contents from the linked list.
2. The apparatus of claim 1, wherein the test module, when testing the prototype validation system under test according to the test information, is specifically configured to:
acquiring current test content, wherein the current test content is the test content in the current linked list;
initializing and setting resources required by the current test content;
testing the prototype verification system to be tested according to the current test content;
and acquiring the test content in the next linked list according to the address information of the next linked list stored in the current linked list.
3. The apparatus of claim 1, wherein the test content comprises one or more of:
test item information, initialization information, test expected result information, wherein the initialization information comprises one or more of the following: clock resource indication information, reset resource indication information, timer on/off indication information, error correction logic on/off indication information, and error insertion logic on/off indication information.
4. The apparatus according to claim 1, wherein the interaction module, when configured to send the test instruction to the test module by interacting with the user, is specifically configured to:
acquiring a user instruction given by a user on a user control interface of an interactive module;
and executing a preset test script according to the user instruction so as to send a test instruction to the test module.
5. The apparatus of claim 1, wherein the feedback information comprises one or more of:
the system model, the test progress and the test result corresponding to the test project of the current tested system.
6. The apparatus of claim 1, wherein the testing module is further configured to:
and updating the linked list structure according to the change of the test requirement and/or the newly added product line.
7. The apparatus of claim 1, wherein when the prototype verification system under test uses different communication protocols, the apparatus further comprises a protocol conversion module for connecting the prototype verification system under test using different communication protocols to the test module.
8. The apparatus of claim 7, wherein the protocol conversion module is a logic module built using a bus protocol of FPGA program simulation standard, wherein the bus protocol of the standard includes I2C, AXI or LocalBus.
9. A test method for a prototype verification system, the method comprising:
acquiring a test instruction through interaction with a user;
testing the prototype verification system to be tested according to the test information and acquiring feedback information in the test process, wherein the test information is of a linked list structure, and test contents and address information of the next linked list are stored in each linked list;
displaying the feedback information to a user;
before testing the prototype verification system under test according to the test information, the method further comprises:
acquiring identification information of a prototype verification system to be tested;
screening out test information matched with the prototype verification system to be tested from the stored test information according to the identification information and a preset matching algorithm to serve as the test information for testing, and the method specifically comprises the following steps: presetting a corresponding table of identification information and a screening method, matching from the corresponding table according to the acquired identification information, and searching the corresponding screening method, wherein the screening method specifically comprises the step of removing part of the linked list from the linked list structure or removing part of test contents from the linked list.
10. The method of claim 9, wherein testing the prototype verification system under test based on the test information comprises:
acquiring current test content, wherein the current test content is the test content in the current linked list;
initializing and setting resources required by the current test content;
testing the prototype verification system to be tested according to the current test content;
and acquiring the test content in the next linked list according to the address information of the next linked list stored in the current linked list.
11. The method of claim 9, wherein the test content comprises one or more of:
test item information, initialization information, test expected result information, wherein the initialization information comprises one or more of the following: clock resource indication information, reset resource indication information, timer on/off indication information, error correction logic on/off indication information, and error insertion logic on/off indication information.
12. The method of claim 9, wherein obtaining the test instruction through interaction with a user comprises:
acquiring a user instruction given by a user on a user control interface;
and executing a preset test script according to the user instruction to obtain the test instruction.
13. The method of claim 9, wherein the feedback information comprises one or more of:
the system model, the test progress and the test result corresponding to the test project of the current tested system.
14. The method of claim 9, further comprising:
and updating the linked list structure according to the change of the test requirement and/or the newly added product line.
15. The method according to claim 9, wherein when the prototype verification system under test uses different communication protocols, the method further comprises:
before testing the prototype verification system to be tested, a connection is established with the prototype verification system to be tested using a different communication protocol through protocol conversion.
16. The method of claim 15, wherein said protocol conversion is implemented using a logic module built using FPGA programs to emulate a standard bus protocol, wherein said standard bus protocol comprises I2C, AXI, or LocalBUS.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110150481.4A CN112506728B (en) | 2021-02-04 | 2021-02-04 | Test method and device for prototype verification system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110150481.4A CN112506728B (en) | 2021-02-04 | 2021-02-04 | Test method and device for prototype verification system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112506728A CN112506728A (en) | 2021-03-16 |
| CN112506728B true CN112506728B (en) | 2021-06-04 |
Family
ID=74952834
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110150481.4A Active CN112506728B (en) | 2021-02-04 | 2021-02-04 | Test method and device for prototype verification system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112506728B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113076710B (en) * | 2021-06-07 | 2021-08-20 | 上海国微思尔芯技术股份有限公司 | Clock signal global synchronization and division verification method and device, electronic equipment and storage medium |
| CN114490226B (en) * | 2022-01-20 | 2024-02-23 | 苏州浪潮智能科技有限公司 | Prototype verification method and device of FPGA chip, computer equipment and medium |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104268073A (en) * | 2014-09-05 | 2015-01-07 | 北京广利核系统工程有限公司 | Method for generating test cases in batch mode |
| CN104572377A (en) * | 2015-01-27 | 2015-04-29 | 南京大全自动化科技有限公司 | Device debugging platform and method based on interface bus technology |
| CN106649021B (en) * | 2016-11-25 | 2019-04-09 | 北京计算机技术及应用研究所 | PCIe is from equipment testing device |
| CN108255653B (en) * | 2018-01-02 | 2021-05-04 | 深圳壹账通智能科技有限公司 | Product testing method and terminal thereof |
| CN110456772A (en) * | 2019-08-12 | 2019-11-15 | 四川九洲电器集团有限责任公司 | A kind of test of common apparatus, control method and system |
-
2021
- 2021-02-04 CN CN202110150481.4A patent/CN112506728B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN112506728A (en) | 2021-03-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN112506728B (en) | Test method and device for prototype verification system | |
| US7099818B1 (en) | System and method for automatically matching components in a debugging system | |
| CN113312879A (en) | Chip circuit function verification system, method, device and storage medium | |
| CN112270149B (en) | Verification platform automatic integration method and system, electronic equipment and storage medium | |
| US20080306722A1 (en) | Logic verification system | |
| CN101093521B (en) | FPGA emulation device and method | |
| CN108052769A (en) | Netlist emulation verification method and device | |
| CN102595184B (en) | Intelligent television automation test method and system | |
| CN106843983A (en) | The system and method for remote upgrading field programmable gate array | |
| CN109783340A (en) | Test code programming method, IP test method and the device of SoC | |
| CN103309693A (en) | Complex programmable logic device updating method and system | |
| CN111859832A (en) | Chip simulation verification method and device and related equipment | |
| CN108959097A (en) | A kind of method of quick testing service device OS | |
| CN114239477A (en) | Hardware connection checking method and device, storage medium and electronic equipment | |
| CN107590064A (en) | A kind of application upgrade method of testing, device and system | |
| CN111506501B (en) | Method and device for generating test instruction set and electronic equipment | |
| US7168029B2 (en) | Method for testing a universal serial bus host controller | |
| CN114936144A (en) | Chip verification method and device | |
| CN115268862A (en) | Method for realizing SVF file for verifying chip debugging function based on python | |
| CN106100920A (en) | A kind of reusable model verification method of network interconnection chip | |
| CN208589013U (en) | A kind of device remotely updating FPGA by JTAG mode based on CPU | |
| Baranov | ASMs in high level synthesis of EDA tool Abelite | |
| CN111124897B (en) | Method for generating reusable simulation interface model | |
| CN107229494A (en) | A kind of method for realizing DSP online programmings | |
| CN109726476B (en) | Verification method and device based on UVM verification platform |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP01 | Change in the name or title of a patent holder | ||
| CP01 | Change in the name or title of a patent holder |
Address after: Room 27, 6th floor, No. 29 and 30, Lane 1775, Qiushan Road, Lingang New District, China (Shanghai) pilot Free Trade Zone, Pudong New Area, Shanghai, 201306 Patentee after: Shanghai Sierxin Technology Co.,Ltd. Address before: Room 27, 6th floor, No. 29 and 30, Lane 1775, Qiushan Road, Lingang New District, China (Shanghai) pilot Free Trade Zone, Pudong New Area, Shanghai, 201306 Patentee before: Shanghai Guowei silcore Technology Co.,Ltd. |