CN112419901A - Display substrate and display panel - Google Patents

Display substrate and display panel Download PDF

Info

Publication number
CN112419901A
CN112419901A CN202011375556.0A CN202011375556A CN112419901A CN 112419901 A CN112419901 A CN 112419901A CN 202011375556 A CN202011375556 A CN 202011375556A CN 112419901 A CN112419901 A CN 112419901A
Authority
CN
China
Prior art keywords
signal
blank
area
line
segment
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202011375556.0A
Other languages
Chinese (zh)
Inventor
詹小舟
王珍
秦文文
乔赟
孙建
张寒
王争奎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Ordos Yuansheng Optoelectronics Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Ordos Yuansheng Optoelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd, Ordos Yuansheng Optoelectronics Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to CN202011375556.0A priority Critical patent/CN112419901A/en
Publication of CN112419901A publication Critical patent/CN112419901A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09FDISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
    • G09F9/00Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
    • G09F9/30Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01Input arrangements or combined input and output arrangements for interaction between user and computer
    • G06F3/03Arrangements for converting the position or the displacement of a member into a coded form
    • G06F3/041Digitisers, e.g. for touch screens or touch pads, characterised by the transducing means
    • G06F3/0412Digitisers structurally integrated in a display
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04MTELEPHONIC COMMUNICATION
    • H04M1/00Substation equipment, e.g. for use by subscribers
    • H04M1/02Constructional features of telephone sets
    • H04M1/0202Portable telephone sets, e.g. cordless phones, mobile phones or bar type handsets
    • H04M1/026Details of the structure or mounting of specific components
    • H04M1/0266Details of the structure or mounting of specific components for a display module assembly

Abstract

The invention provides a display substrate and a display panel, and belongs to the technical field of display. The display substrate is provided with a plurality of first areas which are arranged along a row direction, and a plurality of first signal lines which are arranged along the row direction are arranged in the first areas; at least part of the first area comprises a blank area and a blank frame area surrounding the blank area; in a first area with the blank area and the blank frame area, part of the first signal lines comprise a first signal section and a first connecting section electrically connected with the first signal section, and the first signal section and the first connecting section are arranged on the same layer; part of the first signal lines comprise first signal sections and second connecting sections electrically connected with the first signal sections, insulating layers are arranged between the first signal sections and the second connecting sections, and the first signal sections and the second connecting sections are electrically connected through via holes in the insulating layers; the first connecting section and the second connecting section are located in the blank frame area.

Description

Display substrate and display panel
The description of the cases is divided into: the application is a divisional application of an invention patent application with the application number of 201910032391.8, the application date of 2019, 01, 14 and the name of 'display substrate and display panel'.
Technical Field
The invention belongs to the technical field of display, and particularly relates to a display substrate and a display panel.
Background
At present, a full-screen becomes a main direction in the field of appearance of a display screen of a mobile phone, wherein a hole punching design in the display screen is an important part of an innovative scheme of the full-screen design. As shown in fig. 1, when holes are punched in the display screen, the gate lines 6 and the data lines 5 are arranged around the punched holes (blank regions 11), so the number of the gate lines 5 and the data lines 6 and the layout design directly determine the size of the punched frame (i.e., the blank frame regions 12). And the punched frame in the display screen directly influences the perception effect of the whole screen. How to minimize the perforated frame is an important issue to be solved by each display panel factory.
In the display panel, the number of the data lines 5 is 3 times that of the gate lines 6, so that the space occupied by the wiring of the data lines 5 in the wiring of the punching area is the largest limiting factor of the compressed frame. In the prior art, in the conventional design, the data line 5 is wired in the same layer as the source and drain electrodes, and the gate line 6 is wired in the same layer as the gate electrode. But the wiring scheme has the advantages that the utilization rate of the wiring layer is to be improved, and the punching frame is large.
Disclosure of Invention
The present invention is directed to at least one of the technical problems of the prior art, and provides a display substrate with a high screen ratio.
The technical scheme adopted for solving the technical problem of the invention is a display substrate,
the display substrate is provided with a plurality of first areas which are arranged side by side along a row direction, and a plurality of first signal lines which are arranged along the row direction are arranged in the first areas; each of the plurality of first signal lines extends in a column direction; at least part of the first area comprises a blank area and a blank frame area surrounding the blank area;
in a first area with the blank area and the blank frame area, part of the first signal lines comprise a first signal section and a first connecting section electrically connected with the first signal section, and the first signal section and the first connecting section are arranged on the same layer;
part of the first signal lines comprise first signal sections and second connecting sections electrically connected with the first signal sections, insulating layers are arranged between the first signal sections and the second connecting sections, and the first signal sections and the second connecting sections are electrically connected through via holes in the insulating layers;
the first connecting section and the second connecting section are positioned in the blank frame area;
the second connecting section comprises a straight line part in the same extending direction as the first signal section and a curve part surrounding the partial area of the blank area; wherein the content of the first and second substances,
the orthographic projection of the straight line part on the insulating layer covers the via hole;
the connection point of the straight line part and the curved line part is a winding inflection point of the first signal line.
Preferably, the first signal lines having the first connection segments and the first signal lines having the second connection segments are alternately disposed among the first signal lines penetrating the display area and the blank frame area.
Preferably, among the first signal lines penetrating through the display area and the blank frame area, orthographic projections of a first connecting segment and a second connecting segment of each two adjacent first signal lines on the insulating layer at least partially overlap.
Preferably, a straight line penetrating through the center of the blank area in the row direction is taken as a symmetry axis, and the via holes in the blank frame area are mirror-symmetrical along the symmetry axis.
Preferably, a straight line penetrating through the center of the blank area in the row direction is taken as a symmetry axis, and the winding inflection point located in the blank frame area is mirror-symmetrical along the symmetry axis.
Preferably, a part of the structure of the first signal segment is located in the blank frame region.
Preferably, for any first signal line with the second connecting segment, the connecting position of the first signal segment and the second connecting segment to the winding inflection point is a first line segment; wherein, in the first signal lines each having the second connection segment, at least some of the first line segments of the first signal lines have different lengths.
Preferably, a straight line passing through the center of the blank area in the column direction is used as a symmetry axis, and a length of the first line segment closer to the symmetry axis is greater than a length of the first line segment farther from the symmetry axis.
Preferably, the shape of the blank area comprises a circle;
the shape of the blank border region comprises a ring shape.
Preferably, the shape of at least part of the first connecting section comprises an arc;
and/or at least a portion of the second connecting segment comprises an arc.
Preferably, the display substrate further includes a plurality of second signal lines arranged side by side along the column direction; each of the plurality of second signal lines extends in the row direction, and each of the plurality of second signal lines is insulated from the first signal line. Further preferably, the second connection segment and the second signal line are arranged in the same layer and are made of the same material.
Further preferably, the first signal line includes a data line; the second signal line includes a gate line.
Further preferably, the first signal line further includes a touch line.
The technical scheme adopted for solving the technical problem of the invention is a display panel which comprises any one of the display substrates.
Drawings
FIG. 1 is a schematic diagram of a display substrate in the prior art;
fig. 2 and 3 are schematic structural views of a display substrate according to an embodiment of the invention;
wherein the reference numerals are: 11. a blank area; 12. a blank border region; 13. a display area; 21. a first signal segment; 22. a first connection section; 23. a second connection section; 3. a via hole; 4. a second signal line; 5. a data line; 6. a gate line.
Detailed Description
In order to make the technical solutions of the present invention better understood, the present invention will be described in further detail with reference to the accompanying drawings and specific embodiments.
The use of "first," "second," and similar terms in the embodiments of the invention are not intended to indicate any order, quantity, or importance, but rather are used to distinguish one element from another; the word "comprising" or "comprises", and the like, means that the element or item listed before the word covers the element or item listed after the word and its equivalents, but does not exclude other elements or items. "left", "right", etc. are used only to indicate relative positional relationships, and when the absolute position of the object being described is changed, the relative positional relationships may also change accordingly.
Example 1:
as shown in fig. 2 and 3, the present embodiment provides a display substrate having a plurality of first regions arranged in a row direction, in which a plurality of first signal lines arranged in the row direction are disposed; at least part of the first area comprises, including, a blank area 11 and a blank border area 12.
In addition, in the present embodiment, in the first region having the blank region 11 and the blank frame region 12, a part of the first signal lines includes the first signal segment 21 and the first connection segment 22 electrically connected to the first signal segment 21, and the first signal segment 21 and the first connection segment 22 are disposed on the same layer; and part of the first signal lines comprise a first signal segment 21 and a second connecting segment 23 electrically connected with the first signal segment 21, an insulating layer is arranged between the first signal segment 21 and the second connecting segment 23, and the first signal segment 21 and the second connecting segment are electrically connected through a through hole 3 on the insulating layer. The first connecting section 22 and the second connecting section 23 are located in the blank frame area 12.
The blank area 11 refers to an area of the display substrate where no display structure (including a display device, a driving device, and a signal line) is disposed, and the area is generally an area reserved for other devices of the display device, and for example, a hole may be formed in the area, and a camera, an infrared sensor, and the like may be mounted. The blank frame region 12 is mainly used for disposing signal lines that should pass through the blank region 11. The signal lines in the display substrate generally extend along a straight line, and the signal lines cannot be disposed in the blank region 11, so that the signal lines (e.g., the first connecting segment and the second connecting segment 23) can be changed in arrangement in the blank frame region 12 and extend along the periphery of the blank region 11, thereby bypassing the blank region 11 without interrupting the signal transmission. The space between the signal lines in the blank frame region 12 is relatively close, and a display device cannot be provided. The blank area 11 and the blank frame area 12 together constitute a non-display area in the first area.
In this embodiment, through the linkage segment and the 21 layering settings of first signal line of messenger's part, set up the insulating layer between first signal segment 21 and linkage segment, set up via hole 3 in the insulating layer, the linkage segment of messenger's first signal line is connected with the via hole 3 electricity that first signal segment 21 passes through the insulating layer, utilize double-deck wiring structure under the condition of the interval of guaranteeing between the first signal line, reduce the required area of arranging (the area of blank frame district 12 promptly) of the linkage segment of first signal line, thereby improve the screen of display substrate and account for the ratio, promote user's vision and watch experience.
In order to more clearly describe the display substrate of this embodiment, the first signal line includes a data line. Meanwhile, the display substrate includes a plurality of first regions, and a part of the first regions includes a blank region 11 and a blank frame region 12, and in this embodiment, the first regions having the blank region 11 and the blank frame region 12 are mainly modified, so the following first regions refer to the first regions having the blank region 11 and the blank frame region 12.
As shown in fig. 2, the first region of the display substrate includes a blank region 11, a blank frame region 12, and a display region 13. Wherein, the blank area 11 is located at the center of the first area, and the blank frame area 12 is located at the periphery of the blank area 11; the display area 13 is located at the periphery of the blank frame area 12.
The data line includes a first signal segment 21 and a connection segment connected to the first signal segment 21, and specifically, a part of the data line includes the first signal segment 21 and a first connection segment 22 electrically connected to the first signal segment 21, and a part of the data line includes the first signal segment 21 and a second connection segment 23 electrically connected to the first signal segment 21. The first signal segment 21 is located in the display area 13, and the connection segment (specifically, the first connection segment 22 or the second connection segment 23) is located in the blank frame area 12.
Specifically, as shown in fig. 2, in the display area 13 of the display substrate, the first signal segments 21 of the data lines are arranged along the row direction of the display substrate, and are straight lines extending along the column direction, and a plurality of display devices may be disposed along the column direction between two adjacent first signal segments 21. In the blank frame area 12 of the display substrate, the connection segments of the data lines are signal traces arranged along the row direction of the display substrate, and the specific shape may be a curve or a broken line extending along the outline of the blank area 11.
In the blank frame region 12, the distance between two adjacent connecting sections (two adjacent first connecting sections 22 or two adjacent second connecting sections 23) in the same conductive layer only needs to satisfy the conditions of insulation, static electricity prevention and the like, so that the width of the blank frame region 12 is reduced as much as possible, and the screen occupation ratio of the display substrate is improved.
Moreover, in this embodiment, the second connection segment 23 of the data line is layered with the first signal segment 21, and the two are electrically connected through the via hole 3 of the insulating layer, so that the occupied area (i.e., the area of the blank frame area 12) for arrangement of the connection signal segment is further reduced by using a double-layer wiring structure under the condition of ensuring the distance between the first signal lines, thereby further improving the screen occupation ratio of the display substrate and improving the visual viewing experience of the user.
Also taking the first signal line 5 as an example of a data line, for convenience of description, the data line 5 penetrating the display area 13 and the blank frame area 12 including the first connection segment 22 is referred to as a first data line, and the data line 5 including the second connection segment 23 is referred to as a second data line. With continued reference to fig. 2, the second data line includes a first signal segment 21 and a second connection segment 23 electrically connected and connected by a via hole 3 through the insulating layer; wherein the second connection segment 23 comprises a straight line portion extending in the same direction as the first signal segment 21, and a curved line portion surrounding a partial area of the blank space 11. The straight line part at the end of the second connection section 23 covers the via hole 3 on the insulating layer, which is connected with the first signal section 21, that is, the first signal section 21 of the second data line is connected with the straight line part of the second connection section 23 through the via hole 3 penetrating through the insulating layer. The connection node of the straight line portion and the curved line portion of the second connection section 23 is a winding inflection point of the second data line.
In the embodiment of the present disclosure, the second connection segment 23 of the second data line includes a straight line portion and a curved line portion, and the extending direction of the straight line portion is the same as the extending direction of the first signal segment 21, it can be understood that, when the line width of each position of the second data line is the same, the straight line portion of the second connection segment 23 is connected to the first signal segment 21 through the via hole 3 penetrating through the insulating layer, the contact area of the straight line portion and the first signal segment 21 should be the bottom surface area of the via hole 3, and if the curved line portion of the second connection segment 23 is connected to the first signal segment 21 through the via hole 3 penetrating through the insulating layer, the straight line portion of the second connection segment 23 and the first signal segment are connected through the via hole 3 of the insulating layer because the curved line portion has a certain curvature and the orthogonal projection on the insulating layer cannot completely cover the via hole 3, so that the contact area of the curved line portion and the first signal segment 21 is smaller than the bottom surface area, the first signal segment 21 and the second connection segment 23 can be well connected. In the disclosed embodiment, the winding inflection point of the second data line is located at the connection position of the straight line portion and the curved line portion of the second connection section 23, that is, on the second connection section 23, while for the first data line in the display substrate, the winding inflection point is on the first connection section 22, and the first connection section 22 and the second connection section 23 are disposed at different layers, so that each of the first data line and the second data line has a sufficient winding space, thereby effectively avoiding the problem of short circuit of each of the first data line and the second data line during winding.
In some examples, with continued reference to fig. 2, the first data lines and the second data lines are alternately arranged, that is, the first connection segments 22 and the second connection segments 23 are alternately arranged, so that the first data lines and the second data lines have more sufficient routing space. Further, the projections of the first connection segment 22 of the first data line and the second connection segment 23 of the second data line on the insulating layer at least partially overlap, for example, the projections of the curved portion of the first connection segment 22 and the curved portion of the second connection segment 23 on the insulating layer at least partially overlap. Thus, the wiring space can be reduced.
In some examples, with continued reference to fig. 2, a straight line passing through the center of the blank space 11 in the column direction is taken as a symmetry axis, wherein the center has different definitions for different shapes, and for an equilateral polygon, the center refers to the intersection of perpendicular lines of each side; for circular (including elliptical) the center is the center of the circle. For example: when the blank area 11 is circular, the center of the blank area is the center of the circular blank area 11, and the symmetry axis is the extension of the diameter of the blank area 11 along the column direction. In the embodiments of the present disclosure, the blank area 11 is a circle, and an extension line of a diameter of the blank area 11 in the column direction is taken as an example of a symmetry axis. Wherein each via hole 3 for connecting the first signal segment 21 and the second connection segment 23 of the second data line is mirror-symmetrical along the symmetry axis. It is understood that the vias 3 for connecting the first signal segment 21 and the second connection segment 23 are located in the blank frame area 12, i.e. the vias 3 located in the blank frame area 12 are mirror symmetric along the extension direction of the diameter of the blank area 11 in the column direction. This kind of mode is convenient for the preparation of via hole 3, and avoids via hole 3 to concentrate and sets up in a certain region of blank frame region 12, and leads to display substrate toughness to receive the influence.
In some examples, with continued reference to fig. 2, with an extension line of the diameter of the blank area 11 in the column direction as a symmetry axis, the winding inflection points of the first and second data lines are mirror-symmetric along the symmetry axis. It is understood that the winding inflection points of the first and second data lines are located in the blank frame region 12, that is, the winding inflection points located in the blank frame region 12 are mirror-symmetrical in the extending direction of the diameter of the blank region 11 in the column direction. By setting the winding inflection point in this manner, the limited blank frame region 12 can be made to provide a sufficient wiring space for the first data line and the second data line.
In some examples, with reference to fig. 2, part of the structure of the first signal segment 21 of the first data line and the first signal segment 21 of the second data line is located in the blank frame area 12, so that the connection position of the first signal segment 21 and the second connection segment 23 of the second data line can be located in the blank frame area 12, that is, the via hole connecting the first signal segment 21 and the second connection segment 23 is disposed in the blank frame area 12, and by this way, the problem of poor display caused by more via holes 3 existing in the display area 11 can be effectively avoided.
In some examples, with continued reference to fig. 2, for any one of the second data lines, the connection position (i.e., the position corresponding to the via hole 3) of the first signal segment 21 and the second connection segment 23 to the winding inflection point is a first line segment; and in each second data line, the lengths of the first line segments of at least part of the second data lines are different. In one example, with an extension line of the diameter of the blank area 11 in the column direction as the axis of symmetry, the length of the first line segment closer to the axis of symmetry is greater than the length of the first line segment farther from the axis of symmetry. In one example, for any two adjacent first line segments, the length of the first line segment closer to the symmetry axis is greater than the length of the first line segment farther from the symmetry axis. In addition, the lengths of the first line segments which are the same distance from the symmetry axis are equal.
Preferably, as shown in fig. 2, the blank region 11 has a circular shape, and the blank frame region 12 has a ring shape. Further, the shape of at least part of the first connecting section comprises an arc and/or the shape of at least part of the second connecting section 23 comprises an arc. As shown in fig. 2, the shape of the connection segment near the blank space 11 may only include an arc, and the shape of the connection segment far from the blank space 11 may include an arc and a straight line, where two ends of the arc are straight line portions, and the straight line portion is connected to the first signal segment.
Preferably, in the same first area having the blank area 11 and the blank frame area 12, one data line of any two adjacent data lines includes the first signal segment 21 and the first connection segment 22; the other data line includes a first signal segment 21 and a second connection segment 23.
As shown in fig. 2, in the first region of the display substrate, the data lines (i.e., the data lines including the first connection segment 22) of the first signal segment 21 and the connection segment disposed on the same layer are spaced apart from the data lines (i.e., the data lines including the second connection segment 23) of the first signal segment 21 and the connection segment disposed on a layer. Compared with the case that the connection sections of two adjacent data lines are located on the same layer, the wiring manner of the embodiment that the connection sections of two adjacent data lines are respectively located on different layers can maximally compress the wiring areas of the same number of data lines, reduce the area of the blank frame region 12, and improve the screen occupation ratio of the display substrate. It should be noted that, in the display substrate, the spacing distance between adjacent data lines should be above a preset value, so as to avoid the occurrence of undesirable phenomena such as static electricity and coupling between the data lines.
Preferably, in at least one group of two adjacent data lines, the orthographic projection of the first signal segment 21 on the substrate partially overlaps with the orthographic projection of the second connecting segment 23 on the substrate.
As shown in fig. 2, the data lines in the first area are divided into a plurality of groups, each group of data lines including two adjacent data lines. Two data lines in the same group respectively comprise a first connecting section 22 and a second connecting section 23, the middle part of the first connecting section 22 is overlapped with the orthographic projection part of the middle part of the second connecting section 23 on the substrate, so that the width of the two data lines in the blank frame area 12 is reduced by half in the row direction, and the area compression of the blank frame area 12 is realized. It can be understood that, since the first connection segment 22 and the second connection segment 23 belong to different data lines and are respectively connected to the two first signal segments 21 disposed on the same layer, orthographic projections of the two segments of the first connection segment 22 and the two segments of the second connection segment 23 on the substrate are not overlapped to avoid short circuit of the two data lines. In addition, in the embodiment, since the first connecting section 22 and the second connecting section 23 are located on different layers, and an insulating layer is disposed between the two layers, the normal operation of the display substrate is not affected by the overlapping of the orthographic projections of the first connecting section and the second connecting section on the substrate.
Preferably, as shown in fig. 3, the embodiment further includes a second signal line 4, and specifically, the second signal line 4 may be a gate line, which is insulated from the data line. Further preferably, the second connection segment 23 of the data line may be disposed on the same layer and have the same material as the gate line. That is, both may be formed using a single patterning process to simplify the complexity of the manufacturing process of the display substrate.
Specifically, as shown in fig. 3, the gate lines are arranged along the column direction of the display substrate and extend along the row direction. At the periphery of the circular blank region 11 (i.e. the annular blank frame region 12), a plurality of gate lines extend around the edge profile of the blank region 11, and a plurality of second connection segments 23 of the data lines also extend around the edge profile of the blank region 11. The data lines are located closer to the circular blank area 11 than the gate lines, so as to avoid the second connection segments 23 crossing the gate lines.
It can be understood that, in general, the number of data lines in the display substrate is three times that of the gate lines. In the prior art, when the data lines are all disposed in the same layer, the width of the blank frame region 12 formed by the first connection segment 22 is at least three times the width of the blank frame region 12 formed by the gate lines. Therefore, in this embodiment, one third of the data lines are arranged in a double-layer wiring structure, that is, one third of the data lines include the second connection segments 23, and the second connection segments 23 and the gate lines are arranged in the same layer, so that the width of the blank frame area 12 of the display substrate formed is about 2/3 of the width of the blank frame area 12 in the prior art, that is, the width of the blank frame area 12 of about 1/3 can be reduced, and the visual experience of the user is obviously improved.
Preferably, in the display substrate of this embodiment, the first signal line further includes a touch line. The touch lines may be arranged along a row direction of the display substrate and arranged along a column direction of the display substrate. Similar to the data lines, the touch lines in the present embodiment may be arranged in a double-layer wiring structure, and reference may be made to the arrangement of the data lines, which will not be described in detail herein.
It can be understood that when the first signal lines of the display substrate further include the touch lines, the number of the first signal lines (including the data lines and the touch lines) of the display substrate is more than three times the number of the second signal lines 4 (gate lines), and at this time, the effect of compressing the width of the blank bezel area 12 is more significant.
Example 2:
the present embodiment provides a display panel including any one of the display substrates provided in embodiment 1.
Specifically, the display panel in this embodiment may be applied to any product or component with a display function, such as a mobile phone, a tablet computer, a television, a display, a notebook computer, and an advertisement screen. Since the display panel of this embodiment includes the display substrate provided in embodiment 1, compared with the display panel in the prior art, the width of the blank frame region 12 of the display panel of this embodiment is narrower, the overall screen area ratio of the display panel is higher, and the visual experience effect of the user is better.
It will be understood that the above embodiments are merely exemplary embodiments taken to illustrate the principles of the present invention, which is not limited thereto. It will be apparent to those skilled in the art that various modifications and improvements can be made without departing from the spirit and substance of the invention, and these modifications and improvements are also considered to be within the scope of the invention.

Claims (15)

1. A display substrate is characterized in that the display substrate is provided with a plurality of first areas which are arranged side by side along a row direction, and a plurality of first signal lines which are arranged along the row direction are arranged in the first areas; each of the plurality of first signal lines extends in a column direction; at least part of the first area comprises a blank area and a blank frame area surrounding the blank area;
in a first area with the blank area and the blank frame area, part of the first signal lines comprise a first signal section and a first connecting section electrically connected with the first signal section, and the first signal section and the first connecting section are arranged on the same layer;
part of the first signal lines comprise first signal sections and second connecting sections electrically connected with the first signal sections, insulating layers are arranged between the first signal sections and the second connecting sections, and the first signal sections and the second connecting sections are electrically connected through via holes in the insulating layers;
the first connecting section and the second connecting section are positioned in the blank frame area;
the second connecting section comprises a straight line part in the same extending direction as the first signal section and a curve part surrounding the partial area of the blank area; wherein the content of the first and second substances,
the orthographic projection of the straight line part on the insulating layer covers the via hole;
the connection point of the straight line part and the curved line part is a winding inflection point of the first signal line.
2. The display substrate according to claim 1, wherein the first signal lines having the first connection segments are alternately arranged with the first signal lines having the second connection segments among the first signal lines extending through the display region and the blank frame region.
3. The display substrate according to claim 2, wherein orthographic projections of the first connecting segments and the second connecting segments of each two adjacent first signal lines on the insulating layer at least partially overlap in the first signal lines penetrating the display area and the blank frame area.
4. The display substrate according to any one of claims 1 to 3, wherein the via hole in the blank frame region is mirror-symmetrical about a line passing through the center of the blank region in the column direction.
5. The display substrate according to any one of claims 1 to 3, wherein the winding inflection point located in the blank frame region is mirror-symmetrical about a line passing through the center of the blank region in the column direction.
6. The display substrate according to any one of claims 1 to 3, wherein the partial structure of the first signal segment is located in the blank frame region.
7. The display substrate according to any one of claims 1 to 3, wherein for any first signal line having the second connection segment, a connection position of the first signal segment and the second connection segment to the winding inflection point is a first line segment; wherein, in the first signal lines each having the second connection segment, at least some of the first line segments of the first signal lines have different lengths.
8. The display substrate according to claim 7, wherein a straight line passing through the center of the blank area in the column direction is taken as an axis of symmetry, and a length of the first line segment closer to the axis of symmetry is greater than a length of the first line segment farther from the axis of symmetry.
9. The display substrate of claim 1, wherein the shape of the blank area comprises a circle;
the shape of the blank border region comprises a ring shape.
10. The display substrate of claim 9, wherein the shape of at least a portion of the first connecting segment comprises an arc;
and/or at least a portion of the second connecting segment comprises an arc.
11. The display substrate according to claim 1, further comprising a plurality of second signal lines arranged side by side in the column direction; each of the plurality of second signal lines extends in the row direction, and each of the plurality of second signal lines is insulated from the first signal line.
12. The display substrate of claim 11, wherein the second connecting segment is disposed on a same layer and is made of a same material as the second signal line.
13. The display substrate according to claim 11, wherein the first signal line comprises a data line; the second signal line includes a gate line.
14. The display substrate according to claim 13, wherein the first signal line further comprises a touch line.
15. A display panel comprising the display substrate according to any one of claims 1 to 14.
CN202011375556.0A 2019-01-14 2019-01-14 Display substrate and display panel Pending CN112419901A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202011375556.0A CN112419901A (en) 2019-01-14 2019-01-14 Display substrate and display panel

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201910032391.8A CN109767689A (en) 2019-01-14 2019-01-14 Display base plate, display panel
CN202011375556.0A CN112419901A (en) 2019-01-14 2019-01-14 Display substrate and display panel

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN201910032391.8A Division CN109767689A (en) 2019-01-14 2019-01-14 Display base plate, display panel

Publications (1)

Publication Number Publication Date
CN112419901A true CN112419901A (en) 2021-02-26

Family

ID=66452844

Family Applications (2)

Application Number Title Priority Date Filing Date
CN202011375556.0A Pending CN112419901A (en) 2019-01-14 2019-01-14 Display substrate and display panel
CN201910032391.8A Pending CN109767689A (en) 2019-01-14 2019-01-14 Display base plate, display panel

Family Applications After (1)

Application Number Title Priority Date Filing Date
CN201910032391.8A Pending CN109767689A (en) 2019-01-14 2019-01-14 Display base plate, display panel

Country Status (1)

Country Link
CN (2) CN112419901A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20220115453A1 (en) * 2020-05-11 2022-04-14 Chengdu Boe Optoelectronics Technology Co., Ltd. Display panel and display device
WO2023065296A1 (en) * 2021-10-22 2023-04-27 京东方科技集团股份有限公司 Display substrate and electronic device

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110610667B (en) * 2019-10-28 2022-01-14 武汉天马微电子有限公司 Display panel and display device
CN111081147A (en) * 2019-12-20 2020-04-28 武汉华星光电半导体显示技术有限公司 Array substrate, display panel and display screen
CN111176040B (en) * 2020-01-02 2023-08-25 京东方科技集团股份有限公司 Array substrate and display panel
JP2023528702A (en) * 2020-03-25 2023-07-06 京東方科技集團股▲ふん▼有限公司 Display panel and display device
CN111430427A (en) * 2020-04-08 2020-07-17 武汉华星光电半导体显示技术有限公司 Display panel and method for manufacturing the same
CN111599852B (en) * 2020-06-02 2023-02-07 京东方科技集团股份有限公司 Display panel, display device and manufacturing method of display panel

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107039493A (en) * 2015-12-04 2017-08-11 三星显示有限公司 Display device
CN108227326A (en) * 2018-02-01 2018-06-29 京东方科技集团股份有限公司 Array substrate and its manufacturing method, touch-control display panel
CN108807426A (en) * 2018-06-29 2018-11-13 厦门天马微电子有限公司 A kind of array substrate and display panel
CN108878455A (en) * 2018-06-29 2018-11-23 厦门天马微电子有限公司 A kind of array substrate, display panel and display device
CN109118966A (en) * 2018-09-29 2019-01-01 厦门天马微电子有限公司 A kind of display panel and display device

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103474435A (en) * 2013-09-17 2013-12-25 京东方科技集团股份有限公司 Array substrate and manufacturing method thereof
CN106991990A (en) * 2017-05-27 2017-07-28 上海天马有机发光显示技术有限公司 Display panel and display device
CN108182886B (en) * 2018-01-02 2020-10-16 上海天马微电子有限公司 Array substrate, display panel and display device
CN108254984B (en) * 2018-01-31 2021-06-04 上海天马微电子有限公司 Display panel and display device
CN108535923B (en) * 2018-06-11 2023-11-07 Oppo广东移动通信有限公司 Touch display module and electronic device
CN108847415B (en) * 2018-06-29 2020-08-11 厦门天马微电子有限公司 Array substrate, grid drive circuit and display panel

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107039493A (en) * 2015-12-04 2017-08-11 三星显示有限公司 Display device
CN108227326A (en) * 2018-02-01 2018-06-29 京东方科技集团股份有限公司 Array substrate and its manufacturing method, touch-control display panel
CN108807426A (en) * 2018-06-29 2018-11-13 厦门天马微电子有限公司 A kind of array substrate and display panel
CN108878455A (en) * 2018-06-29 2018-11-23 厦门天马微电子有限公司 A kind of array substrate, display panel and display device
CN109118966A (en) * 2018-09-29 2019-01-01 厦门天马微电子有限公司 A kind of display panel and display device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20220115453A1 (en) * 2020-05-11 2022-04-14 Chengdu Boe Optoelectronics Technology Co., Ltd. Display panel and display device
US11950454B2 (en) * 2020-05-11 2024-04-02 Chengdu Boe Optoelectronics Technology Co., Ltd. Display panel and display device
WO2023065296A1 (en) * 2021-10-22 2023-04-27 京东方科技集团股份有限公司 Display substrate and electronic device

Also Published As

Publication number Publication date
CN109767689A (en) 2019-05-17

Similar Documents

Publication Publication Date Title
CN112419901A (en) Display substrate and display panel
US9766761B2 (en) In-cell touch panel and display device
CN109545085B (en) Display panel and display device
CN106325608B (en) Touch display panel and touch display device
CN109634459B (en) Organic light emitting display panel and display device
CN108010449B (en) Display panel, manufacturing method thereof and display device
US10579170B2 (en) Touch control substrate, touch control panel, display substrate, display panel and display device
CN104617106B (en) A kind of array base palte and display device
US20180074357A1 (en) Touch panel and manufacturing method therefor, display apparatus
US10055041B2 (en) Touch display panel and touch display device
CN107957816B (en) Organic light-emitting display panel and display device
CN106444182B (en) Array substrate and display panel
CN103164080A (en) Touch panel with electrostatic protection structure
US20130271408A1 (en) Touch screen and manufacturing method thereof
JP2012530307A (en) Electromagnetic induction type liquid crystal panel, manufacturing method thereof, and liquid crystal display device
CN109491546B (en) Narrow-frame touch panel and manufacturing method thereof
CN210955021U (en) Display panel and electronic device
CN203689479U (en) Touch panel
CN105824473A (en) Touch screen panel and display device
CN208110574U (en) Touch base plate and touch screen with the touch base plate
CN107894863B (en) Display device and electronic equipment
CN110442259B (en) Touch substrate and display panel
CN105718128A (en) Touch panel, preparation method thereof and touch device
US11954294B2 (en) Touch substrate and manufacturing method therefor, and touch display device and control method therefor
US20160188030A1 (en) Touch-controlled liquid crystal display panel and apparatus using the same

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20210226