CN112397023A - Driving circuit, display device and display driving method thereof - Google Patents
Driving circuit, display device and display driving method thereof Download PDFInfo
- Publication number
- CN112397023A CN112397023A CN202011244073.7A CN202011244073A CN112397023A CN 112397023 A CN112397023 A CN 112397023A CN 202011244073 A CN202011244073 A CN 202011244073A CN 112397023 A CN112397023 A CN 112397023A
- Authority
- CN
- China
- Prior art keywords
- driving
- chips
- signal
- signals
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
Abstract
The invention provides a driving circuit, a display device and a display driving method thereof. The drive circuit includes: the device comprises an application processor, a control board, at least two flexible circuit boards and at least two driving chips. And the output ends of the at least two driving chips are connected with the display panel. The control board comprises a programmable data processor, and the programmable data processor is used for receiving feedback signals fed back by the at least two driving chips; the programmable data processor is further configured to process the feedback signals fed back by the at least two driver chips to obtain at least one compensation signal, and transmit the at least one compensation signal to one of the at least two driver chips, so that the output signals of the display panel from the at least two driver chips are consistent. According to the invention, the programmable data processor is arranged to compensate according to the feedback signals fed back by the plurality of driving chips, so that the problems of split screens and asynchronism of display pictures are avoided.
Description
Technical Field
The invention relates to the technical field of display, in particular to a driving circuit, a display device and a display driving method thereof.
Background
An Organic Light Emitting Diode (OLED) device has many advantages of self-luminescence, high luminous efficiency, short response time, high definition and contrast, a viewing angle of approximately 180 degrees, a wide temperature range, and capability of realizing flexible display and full color display, and is considered as a display device with the most potential development in the industry. The foldable OLED display panel in the prior art is driven by a single chip, the single chip can not support a higher resolution ratio due to the fact that the single chip supports a 3240 channel to the maximum, and if the higher resolution ratio is needed, a plurality of chips are required to be used for driving.
In the current multi-chip driving technology, due to the difference of the impedances of the flexible circuit boards bound by the multiple chips, the working voltages of the multiple chips and MIPI (Mobile Industry Processor Interface) signals also have difference, and due to the difference of the impedances of the multiple chips or unstable cascade signals, the working states of the multiple chips are asynchronous, and the technical problems of split screen and asynchronous display pictures occur. Therefore, it is necessary to improve this defect.
Disclosure of Invention
The embodiment of the invention provides a driving circuit, a display device and a display driving method thereof, which are used for solving the technical problems of split screen and asynchronism of a display picture caused by the fact that a plurality of chips are used for driving a display panel in the prior art.
An embodiment of the present invention provides a driving circuit for driving a display panel, including: the device comprises an application processor, a control board, at least two flexible circuit boards and at least two driving chips. The application processor is used for outputting an image data signal. The control board is connected with the application processor, is used for receiving the image data signal, and comprises at least two signal conversion chips. And the signal conversion chip is used for converting the image data signal into a mobile industry processor interface signal and outputting the mobile industry processor interface signal. The at least two flexible circuit boards are connected with the control board. The input ends of the at least two driving chips are connected with the at least two flexible circuit boards, and the output ends of the at least two driving chips are connected with the display panel. Wherein the control board further comprises a programmable data processor. The programmable data processor is used for receiving feedback signals fed back by the at least two driving chips. The programmable data processor is further configured to process the feedback signals fed back by the at least two driver chips to obtain at least one compensation signal, and transmit the at least one compensation signal to one of the at least two driver chips, so that the output signals of the display panel from the at least two driver chips are consistent.
In the driving circuit provided in the embodiment of the present invention, the programmable data processor includes a calculation module and a compensation module, the calculation module is configured to compare and calculate a timing difference or a waveform difference between the feedback signals fed back by the at least two driving chips, and the compensation module is configured to generate the compensation signal for one of the at least two driving chips according to the timing difference or the waveform difference.
In the driving circuit provided in the embodiment of the present invention, the compensation signal is based on the feedback signal fed back by one of the at least two driving chips.
In the driving circuit provided by the embodiment of the invention, the control board comprises a programmable logic gate array, and the programmable data processor is integrated inside the programmable logic gate array.
In the driving circuit provided in the embodiment of the present invention, the array of programmable logic gates has a timing control function.
An embodiment of the invention provides a display device, which includes a display panel and the driving circuit.
The embodiment of the invention also provides a display driving method of the display device, which comprises the following steps: providing a display device, which comprises a display panel and a driving circuit, wherein the driving circuit comprises an application processor, a control board, at least two flexible circuit boards and at least two driving chips, and the control board comprises a programmable data processor; the application processor outputting an image data signal; the control board receives the image data signal, converts the image data signal into a mobile industry processor interface signal and outputs the mobile industry processor interface signal; the at least two driving chips receive the interface signals of the mobile industry processor through the at least two flexible circuit boards respectively; the at least two driving chips provide feedback signals to be fed back to the programmable data processor; the programmable data processor processes the feedback signal to obtain at least one compensation signal, and transmits the at least one compensation signal to one of the at least two driving chips so as to enable the output signals of the at least two driving chips to the display panel to be consistent; and the at least two driving chips transmit the output signals to the display panel for displaying.
In the display driving method of the display device according to the embodiment of the present invention, the control board includes a programmable gate array, and the programmable data processor is integrated inside the programmable gate array, wherein the steps of receiving the image data signal, converting the image data signal into an interface signal of a mobile industry processor, and outputting the interface signal are specifically: the programmable logic gate array in the control panel receives the image data signals and controls at least two signal conversion chips in the control panel to convert the image data signals into interface signals of a mobile industry processor and output the interface signals.
In the display driving method of the display device according to the embodiment of the present invention, the step of processing the feedback signal by the programmable data processor to obtain at least one compensation signal includes: a calculation module in the programmable data processor compares the feedback signals and calculates to obtain a time sequence difference value or a waveform difference value; and a compensation module in the programmable data processor generates the compensation signal for one of the at least two driving chips according to the time sequence difference value or the waveform difference value.
In the display driving method of the display device according to the embodiment of the present invention, the compensation signal is based on the feedback signal fed back by one of the at least two driving chips.
Has the advantages that: according to the driving circuit provided by the embodiment of the invention, the programmable data processor is arranged on the control board, and compensation is carried out according to the feedback signals fed back by the plurality of driving chips, so that the output signals of the plurality of driving chips to the display panel are consistent, and the problems of split screens and asynchronization of display pictures are avoided.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the drawings used in the description of the embodiments will be briefly introduced below.
Fig. 1 is a block diagram of a driving circuit according to an embodiment of the present invention.
Fig. 2 is a block diagram of a programmable data processor according to an embodiment of the present invention.
Fig. 3 is a schematic diagram of a basic structure of a display device according to an embodiment of the present invention.
Fig. 4 is a flowchart of a display driving method of a display device according to an embodiment of the present invention.
Detailed Description
The technical solution in the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention. In the drawings, the size and thickness of components illustrated in the drawings are not to scale for clarity and ease of understanding and description.
As shown in fig. 1, a block diagram of a driving circuit provided in an embodiment of the present invention is a driving circuit, where the driving circuit is used to drive a display panel 5 (as shown in fig. 3), and the driving circuit includes an application processor 1, a control board 2, at least two flexible circuit boards 3, and at least two driving chips 4.
It should be noted that the application processor 1 refers to a system driving main board of the display device, and is used for outputting image data signals.
The control board 2 is connected to the application processor 1 for receiving the image data signal. The control board 2 comprises at least two signal conversion chips 21, and the signal conversion chips 21 are used for converting the image data signals into interface signals of a mobile industry processor and outputting the interface signals so as to be received by the driving chip 4.
The control board 2 is a main component of the driving circuit, and is a carrier of a control circuit of the display device.
In one embodiment, the control board 2 further comprises a programmable logic gate array 22 and a dc power supply 23. The array of programmable logic gates 22 has a timing control function, and is mainly used to process the image data signals from the application processor 1 under an effective timing control, and control the signal conversion chip 21 to convert the image data signals into a format receivable by the driver chip 4, and to regularly transmit the converted image data signals to the driver chip 4. The format of the image data signal output by the application processor 1 is C-PHY, and the transmission rate of the image data signal is faster than that of the image data signal in D-PHY format, and the format that the driver chip 4 can receive follows the open standard of the interface of the mobile industry processor. The dc power supply 23 is configured to supply power to the at least two signal conversion chips 21, the array of programmable logic gates 22, and the at least two flexible circuit boards 3.
The at least two flexible circuit boards 3 are connected with the control board 2. The at least two flexible circuit boards 3 are used for signal interconnection between the control board 2 and the at least two driving chips 4.
The input ends of the at least two driving chips 4 are respectively connected with the at least two flexible circuit boards 3, and the output ends of the at least two driving chips 4 are connected with the display panel 5 (as shown in fig. 3). It should be noted that the number of the driving chips 4 depends on the standard of the resolution to be realized in the actual product, for example, 2160 multiplied by 2880 resolution needs to be realized, two driving chips (1080 multiplied by 2880) are arranged in parallel for driving, and at the same time, two flexible circuit boards 3 and two signal conversion chips 21 (as shown in fig. 1 and 3, two are taken as an example) are correspondingly needed.
Wherein the control board 2 further comprises a programmable data processor 221. The programmable data processor 221 is configured to receive feedback signals fed back by the at least two driver chips 4. The programmable data processor 221 is further configured to process the feedback signals fed back by the at least two driver chips 4 to obtain at least one compensation signal, and transmit the at least one compensation signal to one of the at least two driver chips 4, so that the output signals of the display panel 5 (as shown in fig. 3) from the at least two driver chips 4 are consistent.
It should be noted that, in the embodiment of the present invention, the programmable data processor 221 is disposed on the control board 2, and receives and processes the feedback signals fed back by the at least two driving chips 4 to obtain at least one compensation signal, and then transmits the at least one compensation signal to one of the at least two driving chips 4, so as to control the output signals of the at least two driving chips 4 to the display panel 5 (as shown in fig. 3) to be consistent, thereby avoiding the problems of split screen and asynchronization of the display screen.
It should be noted that the output signals are consistent, which means that the difference between the two output signals respectively output by the at least two driver chips 4 to the display panel 5 falls within a range that cannot be resolved by human eyes, that is, the present invention does not limit that there is no difference between the two output signals at all, as long as the difference between the two output signals is that cannot be resolved by human eyes.
It should be noted that the Programmable data processor 221 is a Programmable Logic Controller (PLC), and the Programmable data processor 221 is a type of Programmable memory (memory) used for storing programs therein, or executing user-oriented instructions such as Logic operation, sequence control, timing, counting, and arithmetic operation, and controlling various types of program operations through digital or analog input/output.
The memory of the programmable data processor 221 is divided into a system program memory and a user program memory. The system program corresponds to an operating system of a personal computer, and it makes the programmable data processor 221 have basic intelligence capable of performing various tasks specified by a designer of the programmable data processor 221. The system program is designed by the manufacturer of the programmable data processor 221 and is solidified in a Read Only Memory (ROM) that cannot be directly read by a user. The user program of the programmable data processor 221 is designed by the user and determines the specific relationship between the input signal and the output signal of the programmable data processor 221. The capacity of the user program memory is typically in units of words (each word consisting of a 16-bit binary number).
The memory of the programmable data processor 221 comprises: random Access Memory (RAM), Read Only Memory (ROM), and electrically erasable EPROM. Specifically, the RAM is also called a read/write memory, and a user can read the contents in the RAM by using a programmer and can write a user program into the RAM; RAM is a volatile memory, and the stored information is lost when its power is turned off. The content of the ROM can only be read out and cannot be written in; ROM is nonvolatile, and its power supply disappears, still can keep the content stored; ROM is typically used to store the system programs for the programmable data processor 221. Electrically erasable EPROM is non-volatile, but can be programmed with a programmer, combining the non-volatility of ROM with the read/write benefits of RAM. But the time required to write information is much longer than RAM, EPROM is used to store user programs.
In one embodiment, the programmable data processor 221 is integrated within the array of programmable logic gates 22. Specifically, the programmable data processor 221 is implemented by chip programming of the programmable gate array 22. The Programmable Gate Array 22 chip is, for example, a Field Programmable Gate Array (FPGA).
As shown in fig. 2, a block diagram of a programmable data processor according to an embodiment of the present invention includes a calculating module 2211 and a compensating module 2212, where the calculating module 2211 is configured to compare and calculate a timing difference or a waveform difference between the feedback signals fed back by the at least two driver chips 4 (fig. 1), and the compensating module 2212 is configured to generate the compensating signal for one of the at least two driver chips 4 (fig. 1) according to the timing difference or the waveform difference.
It should be noted that, due to the difference in impedance of the flexible circuit board bound to each of the at least two driver chips 4 (as shown in fig. 1), the difference in impedance of each body of the at least two driver chips 4 (as shown in fig. 1), and the instability of the cascade signal between the at least two driver chips 4 (as shown in fig. 1), the signals of the at least two driver chips 4 (as shown in fig. 1) all cause a delay difference. The delay differences include: the signals received by the at least two driving chips 4 (as shown in fig. 1) are different in time sequence; the signals received by the at least two driver chips 4 (as shown in fig. 1) are subjected to different loads, so that the rising edge and the falling edge of the waveform generate different tails. The embodiment of the present invention divides the programmable data processor into a calculating module 2211 and a compensating module 2212, calculates and compares timing delays and waveform delays of signals of the at least two driving chips 4 (as in fig. 1), and compensates the signals received by the at least two driving chips 4 (as in fig. 1) from the above two aspects, so that output signals of the at least two driving chips 4 (as in fig. 1) to the display panel 5 (as in fig. 3) are consistent, thereby solving the problems of split screens and asynchronization of the display images.
In one embodiment, the compensation signal is based on the feedback signal fed back by one of the at least two driver chips 4 (fig. 1). Specifically, the timing delay and the waveform delay of another driver chip are adjusted based on one of the at least two driver chips 4 (as shown in fig. 1). In some embodiments, the average value of the at least two driver chips 4 (as shown in fig. 1) may also be taken as a reference, and the signals of the two driver chips are simultaneously adjusted. Namely, the programmable data processor 221 (as shown in fig. 1) receives and processes the feedback signals fed back by the at least two driver chips 4 (as shown in fig. 1) to obtain two compensation signals, and then transmits the two compensation signals to the at least two driver chips 4 (as shown in fig. 1) respectively to control the output signals of the at least two driver chips 4 (as shown in fig. 1) to be consistent with the output signals of the display panel 5 (as shown in fig. 3).
As shown in fig. 3, which is a schematic diagram of a basic structure of a display device according to an embodiment of the present invention, the display device includes a display panel 5 and a driving circuit. The driving circuit is used for driving the display panel 5, and the driving circuit includes an application processor 1, a control board 2, at least two flexible circuit boards 3, and at least two driving chips 4.
The display panel 5 comprises a first fan-out area 51, a bending area 52, a second fan-out area 53 and a fan-out wiring 54, the at least two driving chips 4 are connected with the display panel 5 through the fan-out wiring 54, and the driving circuit can be bent to the back of the display panel 5 through the bending area 52, so that the lower frame of the display panel 5 can be reduced, and the screen occupation ratio of the display panel 5 is improved.
Specifically, the display panel 5 is a foldable panel, and can be folded in a direction perpendicular to the dotted line in fig. 3.
It should be noted that the driving circuit provided in this embodiment is the driving circuit described in fig. 1 and 2, and for a specific circuit architecture, please refer to fig. 1 and 2 and the related description, which are not repeated herein.
As shown in fig. 4, a flowchart of a display driving method of a display device according to an embodiment of the present invention includes:
s601, providing a display device, which comprises a display panel and a driving circuit, wherein the driving circuit comprises an application processor, a control board, at least two flexible circuit boards and at least two driving chips, and the control board comprises a programmable data processor;
s602, the application processor outputs an image data signal;
s603, the control board receives the image data signal, converts the image data signal into a mobile industry processor interface signal and outputs the mobile industry processor interface signal;
s604, the at least two driving chips receive the interface signals of the mobile industry processor through the at least two flexible circuit boards respectively;
s605, the at least two driving chips provide feedback signals to be fed back to the programmable data processor;
s606, the programmable data processor processes the feedback signal to obtain at least one compensation signal, and transmits the at least one compensation signal to one of the at least two driving chips, so that the output signals of the at least two driving chips to the display panel are consistent; and
and S607, the at least two driving chips transmit the output signals to the display panel for displaying.
In one embodiment, the control board includes a programmable gate array, and the programmable data processor is integrated inside the programmable gate array, wherein in step S603, the control board receives the image data signal, converts the image data signal into a mobile industry processor interface signal, and outputs: the programmable logic gate array in the control panel receives the image data signals and controls at least two signal conversion chips in the control panel to convert the image data signals into interface signals of a mobile industry processor and output the interface signals. The format of the image data signal is C-PHY, and the transmission rate of the image data signal is higher than that of the image data signal in the D-PHY format.
In an embodiment, the array of programmable logic gates has a timing control function, and is mainly configured to process the image data signal from the application processor under an effective timing control, and control the signal conversion chip to convert the image data signal into a format receivable by the driver chip, and regularly transmit the format to the driver chip.
In an embodiment, in step S606, the programmable data processor processes the feedback signal to obtain at least one compensation signal, specifically: a calculation module in the programmable data processor compares the feedback signals and calculates to obtain a time sequence difference value or a waveform difference value; and a compensation module in the programmable data processor generates the compensation signal for one of the at least two driving chips according to the time sequence difference value or the waveform difference value. In the embodiment of the invention, the programmable data processor is divided into the calculation module and the compensation module, the time sequence delay and the waveform delay of the signals of the at least two driving chips are calculated and compared, and the signals received by the at least two driving chips are compensated from the two aspects, so that the output signals of the at least two driving chips to the display panel are consistent, and the problems of split screen and asynchronization of the display picture are solved.
In one embodiment, the compensation signal is based on the feedback signal fed back by one of the at least two driving chips. Specifically, the timing delay and the waveform delay of the other driving chip are adjusted by taking one of the at least two driving chips as a reference. In some embodiments, an average value of the at least two driver chips may also be taken as a reference, and signals of the two driver chips are simultaneously adjusted.
In summary, in the driving circuit provided in the embodiment of the present invention, the programmable data processor is disposed on the control board, and compensation is performed according to the feedback signals fed back by the plurality of driving chips, so that the output signals of the plurality of driving chips to the display panel are consistent, and the technical problems of split screen and asynchronization of the display screen caused by driving the display panel with the plurality of chips in the prior art are solved.
The driving circuit, the display device and the display driving method thereof according to the embodiments of the present invention are described in detail above. It should be understood that the exemplary embodiments described herein should be considered merely illustrative for facilitating understanding of the method of the present invention and its core ideas, and not restrictive.
Claims (10)
1. A driving circuit for driving a display panel, comprising:
an application processor for outputting an image data signal;
the control panel is connected with the application processor, is used for receiving the image data signals, and comprises at least two signal conversion chips, wherein the signal conversion chips are used for converting the image data signals into interface signals of the mobile industry processor and outputting the interface signals;
at least two flexible circuit boards connected with the control board; and
the input ends of the at least two driving chips are connected with the at least two flexible circuit boards, and the output ends of the at least two driving chips are connected with the display panel;
the control board further comprises a programmable data processor, and the programmable data processor is used for receiving feedback signals fed back by the at least two driving chips; the programmable data processor is further configured to process the feedback signals fed back by the at least two driver chips to obtain at least one compensation signal, and transmit the at least one compensation signal to one of the at least two driver chips, so that the output signals of the display panel from the at least two driver chips are consistent.
2. The driving circuit of claim 1, wherein the programmable data processor comprises a calculation module and a compensation module, the calculation module is configured to compare and calculate a timing difference or a waveform difference between the feedback signals fed back by the at least two driving chips, and the compensation module is configured to generate the compensation signal for one of the at least two driving chips according to the timing difference or the waveform difference.
3. The driving circuit of claim 1, wherein the compensation signal is based on the feedback signal fed back by one of the at least two driver chips.
4. The drive circuit of claim 1, wherein the control board comprises a programmable gate array, the programmable data processor being integrated within the programmable gate array.
5. The drive circuit according to claim 4, wherein the array of programmable logic gates has a function of timing control.
6. A display device comprising a display panel and the driver circuit according to any one of claims 1 to 5.
7. A display driving method of a display device, comprising the steps of:
providing a display device, which comprises a display panel and a driving circuit, wherein the driving circuit comprises an application processor, a control board, at least two flexible circuit boards and at least two driving chips, and the control board comprises a programmable data processor;
the application processor outputting an image data signal;
the control board receives the image data signal, converts the image data signal into a mobile industry processor interface signal and outputs the mobile industry processor interface signal;
the at least two driving chips receive the interface signals of the mobile industry processor through the at least two flexible circuit boards respectively;
the at least two driving chips provide feedback signals to be fed back to the programmable data processor;
the programmable data processor processes the feedback signal to obtain at least one compensation signal, and transmits the at least one compensation signal to one of the at least two driving chips so as to enable the output signals of the at least two driving chips to the display panel to be consistent; and
and the at least two driving chips transmit the output signals to the display panel for displaying.
8. The display driving method of the display device according to claim 7, wherein the control board comprises a programmable gate array, and the programmable data processor is integrated inside the programmable gate array, wherein the step of receiving the image data signal, converting the image data signal into a mobile industry processor interface signal and outputting the image data signal by the control board is specifically as follows:
the programmable logic gate array in the control panel receives the image data signals and controls at least two signal conversion chips in the control panel to convert the image data signals into interface signals of a mobile industry processor and output the interface signals.
9. The display driving method of the display device according to claim 7, wherein the step of processing the feedback signal by the programmable data processor to obtain at least one compensation signal comprises:
a calculation module in the programmable data processor compares the feedback signals and calculates to obtain a time sequence difference value or a waveform difference value; and
and a compensation module in the programmable data processor generates the compensation signal for one of the at least two driving chips according to the time sequence difference value or the waveform difference value.
10. The display driving method of a display device according to claim 7, wherein the compensation signal is based on the feedback signal fed back by one of the at least two driving chips.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011244073.7A CN112397023B (en) | 2020-11-10 | 2020-11-10 | Driving circuit, display device and display driving method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011244073.7A CN112397023B (en) | 2020-11-10 | 2020-11-10 | Driving circuit, display device and display driving method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112397023A true CN112397023A (en) | 2021-02-23 |
| CN112397023B CN112397023B (en) | 2022-02-22 |
Family
ID=74599303
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011244073.7A Active CN112397023B (en) | 2020-11-10 | 2020-11-10 | Driving circuit, display device and display driving method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112397023B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114242011A (en) * | 2021-12-15 | 2022-03-25 | Tcl华星光电技术有限公司 | Driving system and driving method for display device |
Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20050097034A (en) * | 2004-03-30 | 2005-10-07 | 엘지.필립스 엘시디 주식회사 | Apparatus and method for driving data of electro-luminescence display panel |
| CN101727866A (en) * | 2008-10-30 | 2010-06-09 | 三星电子株式会社 | Display apparatus |
| US20120139895A1 (en) * | 2010-12-02 | 2012-06-07 | Hyoung Sik Kim | Timing controller and liquid crystal display using the same |
| CN103065595A (en) * | 2012-12-14 | 2013-04-24 | 深圳市华星光电技术有限公司 | Drive method and drive circuit of liquid crystal display panel and liquid crystal display device |
| CN103701462A (en) * | 2013-12-23 | 2014-04-02 | 广西大学 | FPGA (Field Programmable Gate Array)-based high-precision signal generator with phase self correcting capability |
| CN106531068A (en) * | 2016-12-27 | 2017-03-22 | 北京集创北方科技股份有限公司 | Organic electroluminesence display device |
| CN106557199A (en) * | 2015-09-30 | 2017-04-05 | 乐金显示有限公司 | Display device and its driving method |
| CN107507576A (en) * | 2017-09-05 | 2017-12-22 | 深圳市华星光电半导体显示技术有限公司 | The sensing system and its analog-to-digital conversion error calibration method of oled panel |
| CN109188801A (en) * | 2018-09-26 | 2019-01-11 | 武汉天马微电子有限公司 | A kind of display panel and preparation method thereof |
| US20190035351A1 (en) * | 2017-07-31 | 2019-01-31 | Samsung Display Co., Ltd. | Display device |
| US20190057667A1 (en) * | 2017-08-17 | 2019-02-21 | Samsung Display Co, Ltd | Display panel driver and display apparatus having the same |
| CN110890049A (en) * | 2019-11-21 | 2020-03-17 | Tcl华星光电技术有限公司 | Driving system and driving method of display device |
| CN111883037A (en) * | 2020-07-28 | 2020-11-03 | 重庆惠科金渝光电科技有限公司 | Time sequence control plate, driving device and display device |
-
2020
- 2020-11-10 CN CN202011244073.7A patent/CN112397023B/en active Active
Patent Citations (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20050097034A (en) * | 2004-03-30 | 2005-10-07 | 엘지.필립스 엘시디 주식회사 | Apparatus and method for driving data of electro-luminescence display panel |
| CN101727866A (en) * | 2008-10-30 | 2010-06-09 | 三星电子株式会社 | Display apparatus |
| US20120139895A1 (en) * | 2010-12-02 | 2012-06-07 | Hyoung Sik Kim | Timing controller and liquid crystal display using the same |
| CN103065595A (en) * | 2012-12-14 | 2013-04-24 | 深圳市华星光电技术有限公司 | Drive method and drive circuit of liquid crystal display panel and liquid crystal display device |
| CN103701462A (en) * | 2013-12-23 | 2014-04-02 | 广西大学 | FPGA (Field Programmable Gate Array)-based high-precision signal generator with phase self correcting capability |
| CN106557199A (en) * | 2015-09-30 | 2017-04-05 | 乐金显示有限公司 | Display device and its driving method |
| CN106531068A (en) * | 2016-12-27 | 2017-03-22 | 北京集创北方科技股份有限公司 | Organic electroluminesence display device |
| US20190035351A1 (en) * | 2017-07-31 | 2019-01-31 | Samsung Display Co., Ltd. | Display device |
| US20190057667A1 (en) * | 2017-08-17 | 2019-02-21 | Samsung Display Co, Ltd | Display panel driver and display apparatus having the same |
| CN107507576A (en) * | 2017-09-05 | 2017-12-22 | 深圳市华星光电半导体显示技术有限公司 | The sensing system and its analog-to-digital conversion error calibration method of oled panel |
| CN109188801A (en) * | 2018-09-26 | 2019-01-11 | 武汉天马微电子有限公司 | A kind of display panel and preparation method thereof |
| CN110890049A (en) * | 2019-11-21 | 2020-03-17 | Tcl华星光电技术有限公司 | Driving system and driving method of display device |
| CN111883037A (en) * | 2020-07-28 | 2020-11-03 | 重庆惠科金渝光电科技有限公司 | Time sequence control plate, driving device and display device |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114242011A (en) * | 2021-12-15 | 2022-03-25 | Tcl华星光电技术有限公司 | Driving system and driving method for display device |
| CN114242011B (en) * | 2021-12-15 | 2023-04-07 | Tcl华星光电技术有限公司 | Driving system and driving method for display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112397023B (en) | 2022-02-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101573850B1 (en) | Data processing system having a masking circuitry and method thereof | |
| US20160117978A1 (en) | Display drive circuit | |
| JPH06332580A (en) | Memory card controller | |
| US20150379949A1 (en) | Display driving circuit, driving method thereof and display apparatus | |
| US9514699B2 (en) | Device and method for adjusting gamma voltage | |
| US20190147818A1 (en) | Scan driving circuit and driving method thereof, array substrate and display device | |
| US20210358352A1 (en) | Voltage Regulation System, Driving Circuit, Display Device and Voltage Regulation Method | |
| US10706805B2 (en) | Source driver using an interpolation method and display driver including the same | |
| CN112397023B (en) | Driving circuit, display device and display driving method thereof | |
| KR20170033963A (en) | Display device and electronic device having the same | |
| US10692456B2 (en) | Display driver and output buffer | |
| CN117037726A (en) | Light-emitting substrate, driving method thereof and display device | |
| US10629152B2 (en) | Image signal preparation circuit, image signal preparation method, and recording medium storing image signal preparation program for display drive circuit | |
| US11532262B2 (en) | Display panel driver, source driver, and display device including the source driver | |
| US10964285B2 (en) | Driver chip of a display panel with high resolution display | |
| TWI813645B (en) | Display driver, optoelectronic device and electronic equipment | |
| KR101847701B1 (en) | High resolution display and driver chip thereof | |
| US11705046B2 (en) | Data driver with sample/hold circuit and display device including the same | |
| TWI783625B (en) | Chip set for frame rate control and associated image processing method | |
| US11895434B2 (en) | Video processor chip and video processing method | |
| CN114283749B (en) | Source driver, display panel, display device and data driving method | |
| US11475850B2 (en) | Display apparatus, method of operating a display apparatus and non-transitory computer-readable medium | |
| US11288992B2 (en) | Display driving circuit for accelerating voltage output to data line | |
| US20230018464A1 (en) | Display drive ic and display device including the same | |
| CN100353391C (en) | Data driving circuit for current driven display element |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |