CN112332972A - Three-order secondary double-wing chaotic signal generator and encryption system - Google Patents

Three-order secondary double-wing chaotic signal generator and encryption system Download PDF

Info

Publication number
CN112332972A
CN112332972A CN202011089567.2A CN202011089567A CN112332972A CN 112332972 A CN112332972 A CN 112332972A CN 202011089567 A CN202011089567 A CN 202011089567A CN 112332972 A CN112332972 A CN 112332972A
Authority
CN
China
Prior art keywords
resistance
operational amplifier
resistor
multiplier mul
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202011089567.2A
Other languages
Chinese (zh)
Other versions
CN112332972B (en
Inventor
刘扬
张朝霞
林壮
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Foshan University
Original Assignee
Foshan University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Foshan University filed Critical Foshan University
Priority to CN202011089567.2A priority Critical patent/CN112332972B/en
Publication of CN112332972A publication Critical patent/CN112332972A/en
Application granted granted Critical
Publication of CN112332972B publication Critical patent/CN112332972B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/001—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols using chaotic signals
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00—Reducing energy consumption in communication networks
    • Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks

Abstract

The invention discloses a three-order secondary double-wing chaotic signal generator and an encryption system, wherein the chaotic signal generator comprises: an x signal output terminal, a y signal output terminal, and a z signal output terminal. The chaotic signal generator may generate 2 wings. The encryption system is used for encrypting through the chaotic signal generator. The chaotic signal generator can generate a complex chaotic signal, improve the signal dimension and improve the complexity of the chaotic signal. The encryption system has larger key space and stronger system anti-deciphering capability. The invention is mainly used in the technical field of chaotic encryption.

Description

Three-order secondary double-wing chaotic signal generator and encryption system
Technical Field
The invention relates to the technical field of chaotic encryption, in particular to a three-order secondary double-wing chaotic signal generator and an encryption system.
Background
Since the first chaotic system was discovered by Lorenz in the 60's of the 20 th century, the chaotic system has attracted wide attention in the fields of image encryption, information security and the like because of its characteristics of strong sensitivity, dependence, unpredictability and the like on initial conditions and parameters. The chaos is a deterministic random-like process in a nonlinear power system and has ergodicity, mixing and exponential divergence. The chaotic signal output by the conventional chaotic signal generator has low dimensionality and low complexity. Therefore, the encryption system obtained by using the chaotic signal generator also has the problem of easy cracking.
Disclosure of Invention
The invention aims to provide a third-order secondary double-wing chaotic signal generator and an encryption system, which are used for solving one or more technical problems in the prior art and at least provide a beneficial selection or creation condition.
The solution of the invention for solving the technical problem is as follows: in one aspect, a third-order secondary double-wing chaotic signal generator is provided, including: an x signal output terminal, a y signal output terminal and a z signal output terminal;
the state equation of the chaotic signal generator output by the x signal output end, the y signal output end and the z signal output end is as follows:
Figure BDA0002721528140000021
Figure BDA0002721528140000022
Figure BDA0002721528140000023
further, the third-order secondary double-wing chaotic signal generator further comprises: operational amplifier OP1Operational amplifier OP2Operational amplifier OP3Operational amplifier OP4Operational amplifier OP5Operational amplifier OP6Operational amplifier OP7Operational amplifier OP8Operational amplifier OP9Multiplier MUL1Multiplier MUL2Multiplier MUL3Multiplier MUL4Resistance R1Resistance R2Resistance R3Resistance R4Resistance R5Resistance R6Resistance R7Resistance R8Resistance R9Resistance R10Resistance R11Resistance R12Resistance R13Resistance R14Resistance R15Electricity, electricityResistance R16Resistance R17Resistance R18Resistance R19Resistance R20Capacitor C1Capacitor C2And a capacitor C3；
The y signal output terminal and the multiplier MUL1Said multiplier MUL, said multiplier MUL1Output terminal and resistor R2Is connected to one end of the resistor R2The other end of each of the resistors R and R is connected with1One terminal of (1), operational amplifier OP1Negative input terminal of (3), resistor R3And a resistor R4Is connected to one end of the resistor R4And the other ends of the first and second transistors are respectively connected with an operational amplifier OP1Output terminal and resistor R5Is connected to one end of the resistor R3And the other end of (2) and a multiplier MUL2Is connected to the output of the multiplier MUL, the multiplier MUL2Is connected to the x signal output, the multiplier MUL2Is connected with the y signal output end, the resistor R1The other end of the first switch is connected with an x signal output end;
the resistor R5The other end of each of the first and second capacitors is connected to a capacitor C1And an operational amplifier OP2Is connected to the negative input terminal of the operational amplifier OP2Respectively with a capacitor C1Another terminal of (1) and a resistor R6Is connected to one end of the resistor R6The other end of each of the resistors R and R is connected with7And an operational amplifier OP3Is connected to the negative input terminal of the operational amplifier OP3Respectively connected with the resistor R7The other end of the X-shaped switch is connected with an x signal output end;
the x signal output end and the resistor R8Is connected to one end of the resistor R8The other end of each of the resistors R and R is connected with11One terminal of (1), resistance R9One terminal of (1), resistance R10And an operational amplifier OP4Is connected to the negative input terminal of the resistor R10And the other end of (2) and a multiplier MUL3The multiplier MUL, the multiplier MUL3Is connected to the x signal output, the multiplier MUL3Is connected to the z signal outputTo the resistance R11The other end of each of the resistors R and R is connected with12And an operational amplifier OP4Is connected to the output terminal of the resistor R12The other end of each of the first and second capacitors is connected to a capacitor C2And an operational amplifier OP5Is connected to the negative input terminal of the operational amplifier OP5Respectively with a capacitor C2Another terminal of (1), a resistor R13One terminal of (1), resistance R9And the other end of the multiplier MUL4Is connected to the first input terminal of the resistor R13The other end of each of the resistors R and R is connected with14And an operational amplifier OP6Is connected to the negative input terminal of the operational amplifier OP6Respectively connected with the resistor R14Another terminal of (2), y signal output terminal and multiplier MUL4Is connected with the second input end;
the multiplier MUL4Output terminal and resistor R16Is connected to one end of the resistor R16And the other ends of the first and second transistors are respectively connected with an operational amplifier OP7Negative input terminal of (3), resistor R15And a resistor R17Is connected to one end of the resistor R17And the other ends of the first and second transistors are respectively connected with an operational amplifier OP7Output terminal and resistor R18Is connected to one end of the resistor R18The other end of each of the first and second capacitors is connected to a capacitor C3One terminal of (1), operational amplifier OP8Is connected to the negative input terminal of the operational amplifier OP8Respectively with the multiplier MUL1And a resistor R19Is connected to one end of the resistor R19And the other ends of the first and second transistors are respectively connected with an operational amplifier OP9Negative input terminal and resistor R20Is connected to one end of the resistor R20And the other end of the same is respectively connected with the z signal output end and the operational amplifier OP9The output ends of the two-way valve are connected; the operational amplifier OP1Positive input terminal of, operational amplifier OP2Positive input terminal of, operational amplifier OP3Positive input terminal of, operational amplifier OP4Positive input terminal of, operational amplifier OP5Positive input terminal of, operational amplifier OP6Positive input terminal of, operational amplifier OP7Positive input terminal of, operational amplifier OP8And the operational amplifier OP9The positive input ends of the two are connected to the ground.
Further, the resistor R1Resistance R2Resistance R3Resistance R4Resistance R5Resistance R6Resistance R7Resistance R8Resistance R9Resistance R10Resistance R11Resistance R12Resistance R13Resistance R14Resistance R15Resistance R16Resistance R17Resistance R18And a resistance R19Are all precision adjustable resistors or precision adjustable potentiometers.
Further, the multiplier MUL1Multiplier MUL2Multiplier MUL3And multiplier MUL4All the proportionality coefficients of (a) and (b) are 0.1.
In another aspect, an encryption system is provided, where the encryption system includes the third-order quadratic double-wing chaotic signal generator in any one of the above technical solutions.
The invention has the beneficial effects that: in one aspect, the chaotic signal generator can generate at most 2 wings. Therefore, the complex chaotic signal can be generated, the signal dimension is improved, and the complexity of the chaotic signal is improved. On the other hand, since the encryption system uses the chaotic signal generator for encryption, the encryption system also has the beneficial effects of the chaotic signal generator, and the description is not repeated here.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the drawings used in the description of the embodiments will be briefly described below. It is obvious that the described drawings are only a part of the embodiments of the invention, not all embodiments, and that a person skilled in the art will be able to derive other designs and drawings from these drawings without the exercise of inventive effort.
Fig. 1 is a schematic circuit diagram of a third-order secondary double-wing chaotic signal generator.
Detailed Description
Reference will now be made in detail to the present preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to like elements throughout.
In the description of the present invention, it should be understood that the orientation or positional relationship referred to in the description of the orientation, such as up, down, front, rear, left, right, etc., is the orientation or positional relationship shown in the drawings, and is only for convenience of description and simplification of the description of the present invention, and does not indicate or imply that the device or element referred to must have a specific orientation, be constructed and operated in a specific orientation, and thus, should not be construed as limiting the present invention.
In the description of the invention, if words such as "a number" or the like are used, the meaning is one or more, the meaning of a plurality is two or more, more than, less than, more than, etc. are understood as not including the number, and more than, less than, more than, etc. are understood as including the number.
In the description of the present invention, unless otherwise explicitly defined, terms such as setup, installation, connection, and the like should be understood in a broad sense, and those skilled in the art can reasonably determine the specific meanings of the terms in the present invention in combination with the detailed contents of the technical solutions.
Embodiment 1, referring to fig. 1, a third-order secondary double-wing chaotic signal generator includes: an x signal output terminal, a y signal output terminal, a z signal output terminal, and an operational amplifier OP1Operational amplifier OP2Operational amplifier OP3Operational amplifier OP4Operational amplifier OP5Operational amplifier OP6Operational amplifier OP7Operational amplifier OP8Operational amplifier OP9Multiplier MUL1Multiplier MUL2Multiplier MUL3Multiplier MUL4Resistance R1Resistance R2Resistance R3Resistance R4Resistance R5Resistance R6Resistance R7Resistance R8Resistance R9Resistance R10Resistance R11Resistance R12Resistance R13Resistance R14Resistance R15Resistance R16Resistance R17Resistance R18Resistance R19Resistance R20Capacitor C1Capacitor C2And a capacitor C3。
The y signal output terminal and the multiplier MUL1Said multiplier MUL, said multiplier MUL1Output terminal and resistor R2Is connected to one end of the resistor R2The other end of each of the resistors R and R is connected with1One terminal of (1), operational amplifier OP1Negative input terminal of (3), resistor R3And a resistor R4Is connected to one end of the resistor R4And the other ends of the first and second transistors are respectively connected with an operational amplifier OP1Output terminal and resistor R5Is connected to one end of the resistor R3And the other end of (2) and a multiplier MUL2Is connected to the output of the multiplier MUL, the multiplier MUL2Is connected to the x signal output, the multiplier MUL2Is connected with the y signal output end, the resistor R1The other end of the first switch is connected with the x signal output end.
The resistor R5The other end of each of the first and second capacitors is connected to a capacitor C1And an operational amplifier OP2Is connected to the negative input terminal of the operational amplifier OP2Respectively with a capacitor C1Another terminal of (1) and a resistor R6Is connected to one end of the resistor R6The other end of each of the resistors R and R is connected with7And an operational amplifier OP3Is connected to the negative input terminal of the operational amplifier OP3Respectively connected with the resistor R7The other end of the x-axis line is connected with the x signal output end.
The x signal output end and the resistor R8Is connected to one end of the resistor R8The other end of each of the resistors R and R is connected with11One terminal of (1), resistance R9One terminal of (1), resistance R10And an operational amplifier OP4Is connected to the negative input terminal of the resistor R10And the other end of (2) and a multiplier MUL3The multiplier MUL, the multiplier MUL3Is connected to the x signal output, the multiplier MUL3Is connected to the z signal output terminal, the resistor R11The other end of each of the resistors R and R is connected with12And an operational amplifier OP4Is connected to the output terminal of the resistor R12The other end of each of the first and second capacitors is connected to a capacitor C2And an operational amplifier OP5Is connected to the negative input terminal of the operational amplifier OP5Respectively with a capacitor C2Another terminal of (1), a resistor R13One terminal of (1), resistance R9And the other end of the multiplier MUL4Is connected to the first input terminal of the resistor R13The other end of each of the resistors R and R is connected with14And an operational amplifier OP6Is connected to the negative input terminal of the operational amplifier OP6Respectively connected with the resistor R14Another terminal of (2), y signal output terminal and multiplier MUL4Is connected to the second input terminal.
The multiplier MUL4Output terminal and resistor R16Is connected to one end of the resistor R16And the other ends of the first and second transistors are respectively connected with an operational amplifier OP7Negative input terminal of (3), resistor R15And a resistor R17Is connected to one end of the resistor R17And the other ends of the first and second transistors are respectively connected with an operational amplifier OP7Output terminal and resistor R18Is connected to one end of the resistor R18The other end of each of the first and second capacitors is connected to a capacitor C3One terminal of (1), operational amplifier OP8Is connected to the negative input terminal of the operational amplifier OP8Respectively with the multiplier MUL1And a resistor R19Is connected to one end of the resistor R19And the other ends of the first and second transistors are respectively connected with an operational amplifier OP9Negative input terminal and resistor R20Is connected to one end of the resistor R20And the other end of the same is respectively connected with the z signal output end and the operational amplifier OP9The output ends of the two-way valve are connected; the operational amplifier OP1Positive input terminal of, operational amplifier OP2Positive input end ofOperational amplifier OP3Positive input terminal of, operational amplifier OP4Positive input terminal of, operational amplifier OP5Positive input terminal of, operational amplifier OP6Positive input terminal of, operational amplifier OP7Positive input terminal of, operational amplifier OP8And the operational amplifier OP9The positive input ends of the two are connected to the ground.
Wherein the resistance R1Resistance R2Resistance R3Resistance R4Resistance R5Resistance R6Resistance R7Resistance R8Resistance R9Resistance R10Resistance R11Resistance R12Resistance R13Resistance R14Resistance R15Resistance R16Resistance R17Resistance R18And a resistance R19Are all precision adjustable resistors or precision adjustable potentiometers. The multiplier MUL1Multiplier MUL2Multiplier MUL3And multiplier MUL4All the proportionality coefficients of (a) and (b) are 0.1.
The circuit is connected according to fig. 1, and the state equation based on the new third-order secondary double-wing chaotic signal generator can be obtained as follows:
Figure BDA0002721528140000081
Figure BDA0002721528140000082
Figure BDA0002721528140000083
selection of circuit elements and supply voltage of the invention: all the operational amplifiers in fig. 1 are model TL082, and have a power supply voltage of ± 15V, and the saturation value of the output voltage of each operational amplifier is V measured by experimentsat± 13.5V. The multiplier of FIG. 1 is of type AD633 with a supply voltage of + -E± 15V. The component parameter table of the invention is as follows:
TABLE 1 (Unit: k omega)
Figure BDA0002721528140000084
Figure BDA0002721528140000091
Table 1 shows the resistance values of the respective resistors, wherein the unit of the resistor is k Ω. Such as a resistor R1Is 5k omega, and a resistor R2Is 2k omega.
TABLE 2 (unit: nF)
C1 33 C2 33 C3 33
Table 2 shows the capacitance values in nF for each capacitance. Such as a capacitor C1Has a capacitance value of 33nF, a capacitance C2Has a capacitance value of 33 nF.
Through verification, the chaotic signal generator can generate 2 wings. Therefore, the complex chaotic signal can be generated, the signal dimension is improved, and the complexity of the chaotic signal is improved.
The present embodiment also provides an encryption system, which includes the chaotic signal generator according to any one of the embodiments above, and performs encryption by using the chaotic signal generator. Because the chaotic signal generator is used for encryption, the encryption system has larger key space and stronger system anti-deciphering capability.
While the preferred embodiments of the present invention have been described in detail, it will be understood by those skilled in the art that the invention is not limited to the details of the embodiments shown, but is capable of various modifications and substitutions without departing from the spirit of the invention.

Claims (5)

1. A three-order secondary double-wing chaotic signal generator is characterized by comprising: an x signal output terminal, a y signal output terminal and a z signal output terminal;
the state equation of the chaotic signal generator output by the x signal output end, the y signal output end and the z signal output end is as follows:
Figure FDA0002721528130000011
Figure FDA0002721528130000012
Figure FDA0002721528130000013
2. the third order secondary double-wing chaotic signal generator of claim 1, wherein: further comprising: operational amplifier OP1Operational amplifier OP2Operational amplifier OP3Operational amplifier OP4Operational amplifier OP5Operational amplifier OP6Operational amplifier OP7Operational amplifier OP8Operational amplifier OP9Multiplier MUL1Multiplier MUL2Multiplier MUL3Multiplier MUL4Resistance R1Resistance R2Resistance R3Resistance R4Resistance R5Resistance R6Resistance R7Resistance R8Resistance R9Resistance R10Resistance R11Resistance R12Resistance R13Resistance R14Resistance R15Resistance R16Resistance R17Resistance R18Resistance R19Resistance R20Capacitor C1Capacitor C2And a capacitor C3；
The y signal output terminal and the multiplier MUL1Said multiplier MUL, said multiplier MUL1Output terminal and resistor R2Is connected to one end of the resistor R2The other end of each of the resistors R and R is connected with1One terminal of (1), operational amplifier OP1Negative input terminal of (3), resistor R3And a resistor R4Is connected to one end of the resistor R4And the other ends of the first and second transistors are respectively connected with an operational amplifier OP1Output terminal and resistor R5Is connected to one end of the resistor R3And the other end of (2) and a multiplier MUL2Is connected to the output of the multiplier MUL, the multiplier MUL2Is connected to the x signal output, the multiplier MUL2Is connected with the y signal output end, the resistor R1The other end of the first switch is connected with an x signal output end;
the resistor R5The other end of each of the first and second capacitors is connected to a capacitor C1And an operational amplifier OP2Is connected to the negative input terminal of the operational amplifier OP2Respectively with a capacitor C1Another terminal of (1) and a resistor R6Is connected to one end of the resistor R6The other end of each of the resistors R and R is connected with7And an operational amplifier OP3Is connected to the negative input terminal of the operational amplifier OP3Respectively at the output end ofAnd a resistor R7The other end of the X-shaped switch is connected with an x signal output end;
the x signal output end and the resistor R8Is connected to one end of the resistor R8The other end of each of the resistors R and R is connected with11One terminal of (1), resistance R9One terminal of (1), resistance R10And an operational amplifier OP4Is connected to the negative input terminal of the resistor R10And the other end of (2) and a multiplier MUL3The multiplier MUL, the multiplier MUL3Is connected to the x signal output, the multiplier MUL3Is connected to the z signal output terminal, the resistor R11The other end of each of the resistors R and R is connected with12And an operational amplifier OP4Is connected to the output terminal of the resistor R12The other end of each of the first and second capacitors is connected to a capacitor C2And an operational amplifier OP5Is connected to the negative input terminal of the operational amplifier OP5Respectively with a capacitor C2Another terminal of (1), a resistor R13One terminal of (1), resistance R9And the other end of the multiplier MUL4Is connected to the first input terminal of the resistor R13The other end of each of the resistors R and R is connected with14And an operational amplifier OP6Is connected to the negative input terminal of the operational amplifier OP6Respectively connected with the resistor R14Another terminal of (2), y signal output terminal and multiplier MUL4Is connected with the second input end;
the multiplier MUL4Output terminal and resistor R16Is connected to one end of the resistor R16And the other ends of the first and second transistors are respectively connected with an operational amplifier OP7Negative input terminal of (3), resistor R15And a resistor R17Is connected to one end of the resistor R17And the other ends of the first and second transistors are respectively connected with an operational amplifier OP7Output terminal and resistor R18Is connected to one end of the resistor R18The other end of each of the first and second capacitors is connected to a capacitor C3One terminal of (1), operational amplifier OP8Is connected to the negative input terminal of the operational amplifier OP8Respectively with the multiplier MUL1And a resistor R19Is connected to one end of the resistor R19And the other ends of the first and second transistors are respectively connected with an operational amplifier OP9Negative input terminal and resistor R20Is connected to one end of the resistor R20And the other end of the same is respectively connected with the z signal output end and the operational amplifier OP9The output ends of the two-way valve are connected; the operational amplifier OP1Positive input terminal of, operational amplifier OP2Positive input terminal of, operational amplifier OP3Positive input terminal of, operational amplifier OP4Positive input terminal of, operational amplifier OP5Positive input terminal of, operational amplifier OP6Positive input terminal of, operational amplifier OP7Positive input terminal of, operational amplifier OP8And the operational amplifier OP9The positive input ends of the two are connected to the ground.
3. The third order secondary double-wing chaotic signal generator of claim 1, wherein: the resistor R1Resistance R2Resistance R3Resistance R4Resistance R5Resistance R6Resistance R7Resistance R8Resistance R9Resistance R10Resistance R11Resistance R12Resistance R13Resistance R14Resistance R15Resistance R16Resistance R17Resistance R18And a resistance R19Are all precision adjustable resistors or precision adjustable potentiometers.
4. The third order secondary double-wing chaotic signal generator of claim 1, wherein: the multiplier MUL1Multiplier MUL2Multiplier MUL3And multiplier MUL4All the proportionality coefficients of (a) and (b) are 0.1.
5. An encryption system, comprising the third-order second-order double-wing chaotic signal generator according to any one of claims 1 to 4.
CN202011089567.2A 2020-10-13 2020-10-13 Three-order secondary double-wing chaotic signal generator and encryption system Active CN112332972B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202011089567.2A CN112332972B (en) 2020-10-13 2020-10-13 Three-order secondary double-wing chaotic signal generator and encryption system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202011089567.2A CN112332972B (en) 2020-10-13 2020-10-13 Three-order secondary double-wing chaotic signal generator and encryption system

Publications (2)

Publication Number Publication Date
CN112332972A true CN112332972A (en) 2021-02-05
CN112332972B CN112332972B (en) 2023-04-07

Family

ID=74314832

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202011089567.2A Active CN112332972B (en) 2020-10-13 2020-10-13 Three-order secondary double-wing chaotic signal generator and encryption system

Country Status (1)

Country Link
CN (1) CN112332972B (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160042272A1 (en) * 2013-03-15 2016-02-11 Intelligent Solutions, Inc. Data-driven analytics, predictive modeling & opitmization of hydraulic fracturing in marcellus shale
CN110912675A (en) * 2019-12-01 2020-03-24 湖南科技大学 Fractional order double-wing chaotic hidden attractor generating circuit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20160042272A1 (en) * 2013-03-15 2016-02-11 Intelligent Solutions, Inc. Data-driven analytics, predictive modeling & opitmization of hydraulic fracturing in marcellus shale
CN110912675A (en) * 2019-12-01 2020-03-24 湖南科技大学 Fractional order double-wing chaotic hidden attractor generating circuit

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
徐启程，孙常春，邢祥宇: "一个新型混沌系统的设计与电路实现", 《控制工程》 *

Also Published As

Publication number Publication date
CN112332972B (en) 2023-04-07

Similar Documents

Publication Publication Date Title
Yang et al. State‐dependent switching control of delayed switched systems with stable and unstable modes
Li et al. Hyperchaos and horseshoe in a 4D memristive system with a line of equilibria and its implementation
Li et al. A tight lower bound for high frequency moment estimation with small error
CN112507644A (en) Optimized SM4 algorithm linear layer circuit
Chen et al. On spectral properties of signed Laplacians with connections to eventual positivity
Lewko AN EXPLICIT TWO‐SOURCE EXTRACTOR WITH MIN‐ENTROPY RATE NEAR
CN112332972B (en) Three-order secondary double-wing chaotic signal generator and encryption system
Tian et al. Existence of nonimpulsive unique solution and stability for discrete-time linear rectangular descriptor Markov jump systems
CN111431694B (en) Multi-scroll chaotic circuit based on sawtooth wave control
CN111835498A (en) Multi-wing chaotic signal generator and encryption system
Sayed et al. Generalized dynamic switched synchronization between combinations of fractional-order chaotic systems
CN111162895B (en) Multi-scroll chaotic signal generator based on cosine control
CN112532372B (en) Novel grid multi-scroll chaotic signal generator and encryption system
He et al. Exponential synchronization of dynamical network with distributed delays via intermittent control
CN111447052B (en) Multi-scroll chaotic circuit based on triangular wave control
CN111865554A (en) Multi-scroll chaotic signal generator and encryption system
Liang et al. Sum‐of‐squares–based consensus verification for directed networks with nonlinear protocols
Lamzouri LARGE VALUES OF FOR TH ORDER CHARACTERS AND APPLICATIONS TO CHARACTER SUMS
Chen et al. A lower bound of fast algebraic immunity of a class of 1-resilient Boolean functions
Zhao et al. Pinning cluster synchronization of coupled nonidentical harmonic oscillators under directed topology
CN110958105B (en) Multi-scroll chaotic circuit based on time-lag function switching control
Guliev et al. Nikol'skii–Besov and Lizorkin–Triebel spaces constructed on the base of the multidimensional Fourier–Bessel transform
La Nave et al. Soliton-type metrics and Kähler–Ricci flow on symplectic quotients
Bal Convergence to SPDEs in Stratonovich form
CN112600660A (en) Double-memristor signal generator capable of generating stacked attractors

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant