CN112332955B - Data synchronization method, system and storage medium - Google Patents
Data synchronization method, system and storage medium Download PDFInfo
- Publication number
- CN112332955B CN112332955B CN202110012633.4A CN202110012633A CN112332955B CN 112332955 B CN112332955 B CN 112332955B CN 202110012633 A CN202110012633 A CN 202110012633A CN 112332955 B CN112332955 B CN 112332955B
- Authority
- CN
- China
- Prior art keywords
- end processor
- data
- external system
- standby
- message
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 75
- 230000004044 response Effects 0.000 claims abstract description 92
- 238000004891 communication Methods 0.000 claims description 26
- 230000005540 biological transmission Effects 0.000 description 25
- 238000010586 diagram Methods 0.000 description 12
- 230000008569 process Effects 0.000 description 12
- 230000001360 synchronised effect Effects 0.000 description 9
- 238000012545 processing Methods 0.000 description 7
- 238000004590 computer program Methods 0.000 description 6
- 230000015556 catabolic process Effects 0.000 description 5
- 238000006731 degradation reaction Methods 0.000 description 5
- 238000012544 monitoring process Methods 0.000 description 4
- 230000009471 action Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 230000011664 signaling Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 230000006798 recombination Effects 0.000 description 2
- 238000005215 recombination Methods 0.000 description 2
- 238000011084 recovery Methods 0.000 description 2
- 230000011218 segmentation Effects 0.000 description 2
- 238000009825 accumulation Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/22—Arrangements for detecting or preventing errors in the information received using redundant apparatus to increase reliability
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L41/00—Arrangements for maintenance, administration or management of data switching networks, e.g. of packet switching networks
- H04L41/06—Management of faults, events, alarms or notifications
- H04L41/0654—Management of faults, events, alarms or notifications using network fault recovery
- H04L41/0663—Performing the actions predefined by failover planning, e.g. switching to standby network elements
Abstract
The invention provides a data synchronization method, a system and a storage medium.A first message comprising first data is sent to a first external system by a main front-end processor, and a standby front-end processor at least obtains the first data and restarts a timer; after the standby front-end processor obtains the first data, the first data is sent to a first external system or a second external system; the standby front-end processor receives a first response message and sends a response result to the main front-end processor, wherein the first response message is returned to the standby front-end processor by an external system receiving first data, and the response result is the first response message or information representing that the standby front-end processor receives the first response message; and if the active front-end processor receives a second response message and a response result within a first preset time from the moment of restarting the timer, determining that the data synchronization is successful, wherein the second response message is returned to the active front-end processor by the first external system after receiving the first message.
Description
Technical Field
The present invention relates to the field of data transmission technologies, and in particular, to a data synchronization method, system and storage medium.
Background
In a large communication network system, a front-end processor is often configured, and one front-end processor is generally a computer. It mainly has the functions of: segmentation and recombination of characters or data, data transcoding between terminals, error detection and recovery, providing protocol support for different terminals, data exchange between terminals, polling terminals, and data forwarding.
To improve system reliability, availability, maintainability and safety, redundant front-end processors (including active front-end processors and standby front-end processors) become industry standard allocations. The redundancy front-end processor can be divided into three redundancy modes of cold standby, warm standby and hot standby according to software redundancy modes. The cold standby redundancy is that when the main front-end processor works normally, the standby front-end processor is in a shutdown state or a shutdown state, and when the main front-end processor fails or the main front-end processor is manually switched to standby, the standby front-end processor is manually switched to the main front-end processor. The warm standby redundancy means that when the main front-end processor works normally, although the standby front-end processor is in a power-on state, software on the standby front-end processor is in a data silent state and does not provide data service for the outside, but when the main front-end processor fails or the main front-end processor is manually switched to standby, the software on the standby front-end processor is automatically switched to be main and provides data service for the outside. The hot standby redundancy means that the active front-end processor and the standby front-end processor can simultaneously provide data service to the outside, and the external device or the subsystem can obtain data from the active front-end processor and the standby front-end processor simultaneously or optionally.
Obviously, the hot standby redundancy is a truly thorough redundancy mode, the hot standby redundancy greatly simplifies the redundancy switching of the external equipment or the subsystem client, and the hot standby redundancy enables the data acquisition mode of the external equipment or the subsystem to be simpler and the reliability to be improved by times. When the hot standby redundancy mode is adopted, the redundant front-end processors need to respectively and periodically send data to the external system.
As shown in fig. 1, when the active front-end processor and the standby front-end processor each periodically send data to the external system, the data provided by the active front-end processor and the standby front-end processor are continuously received when viewed by the time axis of the external system. It is stated mathematically that two independent data sources of approximately equal duration, equivalent to indeterminate origins of transmission, provide data to the external system simultaneously. The uncertain sending start point means that the active front-end processor and the standby front-end processor are two physical machines or virtual machines, and the start time ta0 of sending data by the active front-end processor and the start time tb0 of sending data by the standby front-end processor cannot be the same.
The approximately equal cycle means that although the active front-end processor and the standby front-end processor may specify the transmission cycle as T0, the cycle T actually executed each time may oscillate within a certain range around T0, that is, T = T0+ δ, where δ is a random number with a small value range. In other words, the period Ta of each actual transmission performed by the active front-end processor is generally not strictly equal to the period Tb of each actual transmission performed by the standby front-end processor. The cycle of each actual transmission executed by the active front-end processor fluctuates narrowly, the cycle of each actual transmission executed by the standby front-end processor also fluctuates narrowly, and as time is accumulated, the actual transmission time sequence of the active front-end processor and the standby front-end processor may be reversed or alternated.
As described above, data jitter may be caused. For example, if a data value d changes from 0 to 1 at time t1, the external system recognizes that d has changed from 0 to 1 when the active front-end processor obtains the new value of 1 before the standby front-end processor and the active front-end processor sends the value of 1 to the external system. After a short time, the standby front-end processor's synchronization transmission cycle also arrives, but the standby front-end processor now obtains the old value of d, 0. At this time, the standby front-end processor sends the interference data of d =0 to the external system. Then, in the next cycle of the active front-end processor, d is still 1, and at this time, the external system receives the value of d =1 again correctly. In summary, the transmission process of the correct d should be 0 → 0 → 1 → 1 … … from the external system time axis, but the transmission process of the interfered d becomes 0 → 0 → 1 → 0 → 1 → 1 … …, wherein 1 → 0 → 1 is a disturbance process belonging to an error, which is called as data source disturbance.
In order to solve the above problems, the existing solutions are:
1. the data are degraded into a cold standby redundancy mode and a warm standby redundancy mode, namely only one host provides data to an external system, and the possibility of the error disturbance is avoided.
2. The conventional hot standby redundancy mode is still adopted, but the external system is required to adopt the data of only one host in the hot standby hosts and completely discard the data of the other host, and the mode is also a degradation mode in fact.
3. The external system performs anti-shake on the data by itself, for example, the data is collected only when N times of data of the host are collected continuously are consistent. However, this method is responsible for transferring because the root of the data jitter is the redundant host, and in addition, this method puts extra requirements on the external system, which increases the burden of the external system.
Disclosure of Invention
Embodiments of the present invention provide a data synchronization method, system and storage medium, so as to implement that in a hot standby redundancy mode, a degradation processing is not required to be performed on a redundancy mode of a redundant front-end processor, and an anti-jitter processing is also not required to be performed on data by an external system, and a main front-end processor can still synchronize data to the external system without data jitter. The specific technical scheme is as follows:
in a first aspect, a data synchronization method, where an active front-end processor and a standby front-end processor are both in communication connection with a first external system, and the active front-end processor and the standby front-end processor are both in communication connection with a second external system, includes:
the active front-end processor sends a first message including first data to the first external system, and the standby front-end processor at least obtains the first data;
the main front-end processor restarts the timer;
after the standby front-end processor obtains the first data, the standby front-end processor sends the first data to the first external system or the second external system;
the standby front-end processor receives a first response message and sends a response result to the active front-end processor, wherein the first response message is returned to the standby front-end processor by an external system receiving the first data, and the response result is the first response message or information representing that the standby front-end processor receives the first response message;
and if the active front-end processor receives a second response message and the response result within a first preset time period from the moment of restarting the timer, determining that the data synchronization is successful, wherein the second response message is returned to the active front-end processor by the first external system after receiving the first message.
With reference to the first aspect, in some optional implementations, the sending, by the active front-end processor, a first packet including first data to the first external system, and enabling the standby front-end processor to obtain at least the first data includes:
the active front-end processor sends the first message including the first data to the first external system;
the active front-end processor directly sends the first data in the first message to the standby front-end processor;
after the standby front-end processor obtains the first data, the standby front-end processor sends the first data to the first external system or the second external system, and the method comprises the following steps:
and the standby front-end processor encapsulates the first data into a second message and sends the second message to the first external system or the second external system.
With reference to the first aspect, in some optional implementations, the sending, by the active front-end processor, a first packet including first data to the first external system, and enabling the standby front-end processor to obtain at least the first data includes:
the active front-end processor sends the first message including the first data to the first external system;
the main front-end processor sends the first message to the standby front-end processor;
after the standby front-end processor obtains the first data, the standby front-end processor sends the first data to the first external system or the second external system, and the method comprises the following steps:
and after obtaining the first message, the standby front-end processor sends the obtained first message to the first external system or the second external system.
With reference to the first aspect, in some optional implementations, the sending, by the active front-end processor, a first packet including first data to the first external system, and enabling the standby front-end processor to obtain at least the first data includes:
the active front-end processor sends the first message including the first data to the first external system;
the main front-end processor sends the first data in the first message to a network side device and obtains a corresponding acquisition certificate, wherein the main front-end processor and the standby front-end processor are both in communication connection with the network side device;
the main front-end processor sends the acquisition certificate to the standby front-end processor so that the standby front-end processor acquires the first data from the network side equipment according to the acquisition certificate;
after the standby front-end processor obtains the first data, the standby front-end processor sends the first data to the first external system or the second external system, and the method comprises the following steps:
and the standby front-end processor encapsulates the first data into a second message and sends the second message to the first external system or the second external system.
With reference to the first aspect, in certain optional embodiments, the method further comprises:
if the active front-end processor does not receive at least one of the second response packet and the response result within a first preset time period from the time when the timer is restarted, the active front-end processor performs the step of sending the first packet including the first data to the first external system again, and causes the standby front-end processor to at least obtain the first data, and performs the subsequent steps of the first aspect.
In combination with the previous embodiment, in certain alternative embodiments, the method further comprises:
if the number of times that the active front-end processor sends the first packet to the first external system again is greater than the preset number of times, the active front-end processor sends a third packet to the first external system as the first packet, and enables the standby front-end processor to at least obtain data included in the third packet, and execute the subsequent steps of the first aspect, where the data included in the first packet is different from the data included in the third packet.
With reference to the first aspect, in certain optional embodiments, the method further comprises:
if the active front-end processor does not receive at least one of the second response packet and the response result within a first preset time period from the time when the timer is restarted, the active front-end processor sends a third packet to the first external system as the first packet, and enables the standby front-end processor to at least obtain data included in the third packet, and execute the subsequent steps of the first aspect, where the data included in the first packet is different from the data included in the third packet.
With reference to the first aspect, in certain optional embodiments, the method further comprises:
if the first external system receives the first message sent by the active front-end processor and the first data sent by the standby front-end processor, the first external system stores the first data in the first message and/or the first data sent by the standby front-end processor;
if the first external system receives the first message sent by the active front-end processor and the second external system receives the first data sent by the standby front-end processor, the first external system receives the first data in the first message and the second external system stores the received first data.
In a second aspect, a data synchronization system includes: the system comprises a main front-end processor, a standby front-end processor, a first external system and a second external system; the active front-end processor and the standby front-end processor are both in communication connection with the first external system, and the active front-end processor and the standby front-end processor are both in communication connection with the second external system;
the active front-end processor sends a first message including first data to the first external system, and the standby front-end processor at least obtains the first data;
the main front-end processor restarts the timer;
after the standby front-end processor obtains the first data, the standby front-end processor sends the first data to the first external system or the second external system;
the standby front-end processor receives a first response message and sends a response result to the active front-end processor, wherein the first response message is returned to the standby front-end processor by an external system receiving the first data, and the response result is the first response message or information representing that the standby front-end processor receives the first response message;
and if the active front-end processor receives a second response message and the response result within a first preset time period from the moment of restarting the timer, determining that the data synchronization is successful, wherein the second response message is returned to the active front-end processor by the first external system after receiving the first message.
A storage medium according to a third aspect is a storage medium for storing a program that when executed by a processor implements the data synchronization method of any one of the above.
The data synchronization method, the data synchronization system and the storage medium provided by the embodiment of the invention can realize that in the hot standby redundancy mode, the data synchronization can still be carried out on the main front-end processor to the external system without degrading the redundancy mode of the redundant front-end processor or carrying out data anti-jitter on the external system, and the data jitter can not occur. Of course, it is not necessary for any product or method of practicing the invention to achieve all of the above-described advantages at the same time.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the drawings without creative efforts.
FIG. 1 is a schematic diagram of a system architecture of a hot standby redundant front-end processor;
FIG. 2 is a flow chart of a data synchronization method provided by the present invention;
fig. 3 is a signaling diagram of another data synchronization method provided in the present invention;
fig. 4 is a signaling diagram of another data synchronization method provided by the present invention;
fig. 5 is a signaling diagram of another data synchronization method provided by the present invention;
FIG. 6 is a schematic structural diagram of a data synchronization system according to the present invention;
fig. 7 is a schematic structural diagram of an apparatus provided by the present invention.
Detailed Description
In a large-scale communication network system, because many subsystems are integrated in the communication network system, a front-end processor is often required to be configured for better data circulation between systems. Generally, a front-end processor is a computer, and mainly has the functions of: segmentation and recombination of characters or data, data transcoding between terminals, error detection and recovery, providing protocol support for different terminals, data exchange between terminals, polling terminals, and data forwarding.
For example, an integrated urban rail transit monitoring system (ISCS) includes integrated or interconnected subsystems such as PSCADA (power monitoring system), BAS (environmental monitoring system), FAS (fire alarm system), PIS (passenger information system), PA (broadcast), CCTV (closed circuit television), ATS (automatic train monitoring system), and the like. In the past, it was often only necessary for each subsystem to provide data to the ISCS, and it has now evolved that ISCS also require data to be fed back to the subsystems to make them more intelligent. For example, the ISCS can obtain track electrification information (section electrification information for short) of an entire subway line section through the PSCADA, the ATS needs to obtain the section electrification information to ensure train running safety, but the ATS is not directly interconnected with the PSCADA, and thus the ISCS needs to provide the section electrification information to the ATS.
Research has shown that redundant front-end processors become industry standard in order to improve system reliability, availability, maintainability and safety. The redundancy front-end processor can be divided into three redundancy modes of cold standby, warm standby and hot standby according to software redundancy modes. The cold standby redundancy is that when the main front-end processor works normally, the standby front-end processor is in a shutdown state or a shutdown state, and when the main front-end processor fails or the main front-end processor is manually switched to standby, the standby front-end processor is manually switched to the main front-end processor. The warm standby redundancy means that when the main front-end processor works normally, although the standby front-end processor is in a power-on state, software on the standby front-end processor is in a data silent state and does not provide data service for the outside, but when the main front-end processor fails or the main front-end processor is manually switched to standby, the software on the standby front-end processor is automatically switched to be main and provides data service for the outside. The hot standby redundancy means that the active front-end processor and the standby front-end processor can simultaneously provide data service to the outside, and the external device or the subsystem can obtain data from the active front-end processor and the standby front-end processor simultaneously or optionally.
Obviously, the hot standby redundancy is a truly thorough redundancy mode, the hot standby redundancy greatly simplifies the redundancy switching of the external equipment or the subsystem client, the hot standby redundancy enables the data acquisition mode of the external equipment or the subsystem to be simpler, and the reliability is improved by times, but the hot standby redundancy mode provides higher requirements for the redundancy management and software redundancy realization of a data server.
For example, the ISCS provides span charge information to the ATS, typically by the redundant front-end processor of the ISCS periodically sending the span charge information to the ATS. When the hot standby redundancy mode is adopted, the redundancy front-end processors of the ISCS need to respectively and periodically send interval charging information to the ATS. The redundant front-end processor which finishes data exchange with the ATS at the side of the ISCS is a main front-end processor and a standby front-end processor, and the external equipment or subsystem is called as an external system.
When the active front-end processor and the standby front-end processor respectively send data to the external system periodically, the data provided by the active front-end processor and the standby front-end processor are received continuously as viewed by the time axis of the external system. It is stated mathematically that two independent data sources of approximately equal duration, equivalent to indeterminate origins of transmission, provide data to the external system simultaneously. The uncertain sending start point means that the active front-end processor and the standby front-end processor are two physical machines or virtual machines, and the start time ta0 when the active front-end processor sends data and the start time tb0 when the standby front-end processor sends data cannot be the same, that is, tb0-ta0 are not a constant.
The approximately equal period means that although the active front-end processor and the standby front-end processor may both specify a transmission period T0, for example, T =2 seconds, each time the actually executed period T may oscillate within a certain range around T0, that is, T = T0+ δ, where δ is a random number with a small value range, for example, when T0=2000 milliseconds, δ may range to δ ∈ -30, unit milliseconds. In other words, the period Ta of each actual transmission performed by the active front-end processor is generally not strictly equal to the period Tb of each actual transmission performed by the standby front-end processor, the period of each actual transmission performed by the active front-end processor also fluctuates in a narrow manner, the period of each actual transmission performed by the standby front-end processor also fluctuates in a narrow manner, and the actual transmission time sequence of the active front-end processor and the standby front-end processor may be reversed or alternated along with the accumulation of time.
In the conventional method, the active front-end processor and the standby front-end processor independently generate a data packet to be sent to the external system periodically. As described above, when the actual sending time sequence of the active front-end processor and the standby front-end processor is reversed or alternated, and the numerical value in the data in the sent message happens to change, the data received by the external system may have a jitter phenomenon. For example, assuming that the value d of data in the message changes from 0 to 1 at time t1, when the active front-end processor obtains the new value 1 before the standby front-end processor, and then the active front-end processor sends the value 1 to the external system, the external system recognizes that d changes from 0 to 1, and then after a short time, the synchronous sending cycle of the standby front-end processor is reached, but the standby front-end processor still obtains the old value 0 of d at this time, the standby front-end processor sends the interference message of d =0 to the external system, and then d still remains 1 in the next cycle of the active front-end processor, at this time, the external system receives the correct value of d =1 again. In summary, the transmission process of the correct d should be 0 → 0 → 1 → 1 … … from the external system time axis, but the transmission process of the interfered d becomes 0 → 0 → 1 → 0 → 1 → 1 … …, wherein 1 → 0 → 1 is a disturbance process belonging to an error, which is called as data source disturbance.
To solve this problem, the conventional existing solutions are:
1. the degradation into cold standby and warm standby modes, i.e. only one host actually provides data to the external system, does not result in the possibility of the above false perturbations.
2. The conventional hot standby mode is still adopted, but the external system is required to adopt the data of only one host in the hot standby hosts and completely discard the data of the other host, and the mode is also a degradation mode in fact.
3. The external system performs anti-shake on the data by itself, for example, the data is collected only when N times of data of the host are collected continuously are consistent. However, this method is responsible for transferring because the root of the data jitter is the redundant host, and in addition, this method puts extra requirements on the external system, which increases the burden of the external system.
In order to solve the problems, the scheme provides a data synchronization method, a data synchronization system and a storage medium.
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
As shown in fig. 2, the present invention provides a data synchronization method, where an active front-end processor and a standby front-end processor are both in communication connection with a first external system, and both the active front-end processor and the standby front-end processor are both in communication connection with a second external system, the method includes:
s100, the active front-end processor sends a first message including first data to the first external system, and the standby front-end processor at least obtains the first data;
optionally, the present invention may be limited to the active front-end processor and the standby front-end processor by using the following principles:
principle 1: on the premise that the redundant front-end processors can normally provide data services, a principle of default main priority is adopted, wherein the default main is a configurable value.
Principle 2: under the premise that the redundant front-end processors can normally provide data service, a load balancing principle is adopted, one side with smaller load is used as a main front-end processor, and the other side is used as a standby front-end processor.
Principle 3: when only one of the redundant front-end processors can normally provide data service, the normal front-end processor is the FEP main front-end processor.
Optionally, the active front-end processor and the standby front-end processor provided by the present invention may flexibly select different principles to perform active-standby switching according to the above principle and actual conditions. The active/standby switching refers to the exchange of identities of the active front-end processor and the standby front-end processor, which is not limited in the present invention.
Alternatively, the first external system and the second external system may be external devices or subsystems, which is not limited in the present invention.
Optionally, the redundant front-end processor of the present invention may perform data transmission with an external system in a message manner, but the present invention does not limit the specific format of the message. For example, if the active front-end processor needs to synchronize the first data to the first external system, the active front-end processor may send a first packet including the first data to the first external system. Of course, if the active front-end processor needs to synchronize the first data to the second external system, the active front-end processor may also send the first packet including the first data to the second external system, which is not limited in the present invention. The following description will take the example of the active front-end processor synchronizing the first data to the first external system, but the invention is not limited to other alternative embodiments.
Optionally, the active front-end processor may send the first packet to the first external system and may also send the first packet to the standby front-end processor for processing, or send the first data in the first packet to the standby front-end processor. Of course, the active front-end processor may also send the first packet or the first data to the standby front-end processor within a preset time after sending the first packet, which is not limited in the present invention.
Optionally, the active front-end processor may send the first packet to the third-party device or system while sending the first packet to the first external system, or send the first data in the first packet to the third-party device or system, and then send the first packet or the first data to the standby front-end processor by the third-party device or system. In this way, the standby front-end processor may actively acquire the first message or the first data from the third-party device or the system, or the third-party device or the system may actively send the first message or the first data to the standby front-end processor, which is not limited in the present invention.
Optionally, the active front-end processor may also send the first packet to the third-party device or system within a preset time after sending the first packet to the first external system, or send the first data to the third-party device or system, which is not limited in the present invention.
S200, restarting a timer by the main front-end processor;
optionally, the restart time of the timer may be a time when the active front-end processor sends the first packet to the first external system in S100, or a time close to the time, which is not limited in the present invention.
Optionally, the time length from the restart time to the latest time at which the second response packet and the response result are obtained in step S500 may be obtained through the timer. For example, if the time when the second response packet is obtained is later than the time when the response result is obtained, the time length from the restart time to the time when the second response packet is obtained may be obtained; if the time of obtaining the response result is later than the time of obtaining the second response packet, the time length from the restart time to the time of obtaining the response result may be obtained, which is not limited in the present invention.
Optionally, it may be determined whether the communication state between the redundant front-end processor and the first external system is good in the data synchronization process according to the time length. If the acquisition time length is within the preset range, the data synchronization is successful, otherwise, the data synchronization is failed.
Optionally, the scheme of the present invention may also be understood in a periodic manner, that is, in a preset period, if the method in steps S100 to S500 of the present invention is successfully executed, it indicates that the data synchronization is successful, otherwise, it indicates that the data synchronization is failed, and the present invention is not limited thereto.
S300, after the standby front-end processor obtains the first data, the first data is sent to the first external system or the second external system;
optionally, in step S300, the mode that the standby front-end processor sends the first data to the first external system or the second external system may also be a message mode, which is not limited in the present invention.
Optionally, the specific execution process of step S300 matches the process of step S100. For example, as shown in fig. 3 in combination with the embodiment shown in fig. 2, in some alternative embodiments, the step S100 includes:
the step S300 includes:
Alternatively, for clarity of the description of the method of the invention, only the embodiment in which the standby front-end processor sends the first data to the first external system is presented in fig. 3. The invention is not limited in this regard and the standby front-end processor may also transmit the first data to a second external system.
Optionally, based on the first data, rather than the complete first packet, sent to the standby front-end processor in step 111, the standby front-end processor may encapsulate the first data into a second packet and then send the second packet to the first external system or the second external system.
Optionally, the present invention does not limit any specific process of encapsulating the second packet, and an existing mature scheme may be adopted, which is not limited by the present invention.
Optionally, "waiting for the sending cycle to arrive" shown in fig. 3 may refer to that the active front-end processor is configured with a sending cycle, and each sending cycle may send a message to the external system and obtain the response message and the response result shown in the figure. Before the current sending cycle is reached, it is described that the previous sending cycle has not been ended, and the active front-end processor may perform silent waiting, which is not limited in the present invention.
Optionally, the meaning of "waiting for the sending period to arrive" in the following fig. 4 and fig. 5 may refer to the above description, and the present invention is not described again.
Alternatively, the "next round of data synchronization" shown in fig. 3 may be understood as performing the method provided by the present invention again from step S100 provided by the present invention, but the data sent in the "next round of data synchronization" process may be data different from the first data, and the present invention is not limited thereto.
Optionally, the meaning of "next round of data synchronization" in subsequent fig. 4 and fig. 5 may refer to the above description, and the present invention is not described again.
For another example, as shown in fig. 4, in combination with the embodiment shown in fig. 2, in some optional embodiments, the step S100 includes:
the step S300 includes:
Alternatively, for clarity of the description of the method of the invention, only the embodiment in which the standby front-end processor sends the first data to the first external system is presented in fig. 4. The invention is not limited in this regard and the standby front-end processor may also transmit the first data to a second external system.
Optionally, based on the step S121 that the active front-end processor sends the first packet to the standby front-end processor, the standby front-end processor may directly send the obtained first packet to the first external system or the second external system. Of course, the standby front-end processor may also obtain the first data by parsing the first packet, then obtain the second packet by encapsulating the first data, and then send the second packet to the first external system or the second external system, which is not limited in the present invention.
Optionally, after obtaining the first packet, the standby front-end processor sends the obtained first packet to the first external system or the second external system, so as to save the time for data transmission to a certain extent. The standby front-end processor does not need to perform the process of encapsulating the message any more, so that the reliability and the availability of the system are further improved, which is not limited by the invention.
For another example, as shown in fig. 5, in combination with the embodiment shown in fig. 2, in some alternative embodiments, the step S100 includes:
step 131, the active front-end processor sends the first data in the first message to a network side device, and obtains a corresponding acquisition credential, wherein the active front-end processor and the standby front-end processor are both in communication connection with the network side device;
the step S300 includes:
step 330, the standby front-end processor encapsulates the first data into a second packet, and sends the second packet to the first external system or the second external system.
Alternatively, for clarity of the description of the method of the invention, only an embodiment in which the standby front-end processor sends the first data to the first external system is presented in fig. 5. The invention is not limited in this regard and the standby front-end processor may also transmit the first data to a second external system.
Optionally, the manner in which the active front-end processor enables the standby front-end processor to obtain the first data may be directly transmitting the first packet or the first data to the standby front-end processor, or enabling the standby front-end processor to obtain the first data through a third-party device. In step S131, the first data is sent to the network-side device and the corresponding acquisition credential is obtained, and in step S132, the acquisition credential is sent to the standby front-end processor, so that the standby front-end processor obtains the first data from the network-side device according to the acquisition credential. In this way, the situation of "packet loss" of the active front-end processor and the standby front-end processor can be avoided, that is, the third-party device can play a role in temporarily storing data, and the reliability of the system can be provided to a certain extent, which is not limited by the present invention.
Optionally, the standby front-end processor may actively request the first data from the network-side device according to the obtained credential, or the network-side device may actively send the first data to the standby front-end processor after receiving the first data, which is not limited in the present invention.
Optionally, the active front-end processor may further send the first packet to the network side device, which is not limited in the present invention.
S400, the standby front-end processor receives a first response message and sends a response result to the active front-end processor, wherein the first response message is returned to the standby front-end processor by an external system receiving the first data, and the response result is the first response message or information representing that the standby front-end processor receives the first response message;
optionally, the communication protocol on which the present invention is based may be a polling protocol, i.e., the communication between the redundant front-end processor and the external system is in a "question-and-answer" manner, i.e., the way you come and go. If the standby front-end processor sends a message to the first external system or the second external system in the foregoing steps, the external system that receives the first data also responds accordingly, which is not limited in the present invention.
Optionally, in the foregoing steps, after the standby front-end processor sends the message to the first external system or the second external system, an timeout may be started, that is, the response message received by the standby front-end processor within the preset time range after the message is sent is only a valid message, and certainly, the timeout may not be performed, which is not limited in this invention.
Optionally, the standby front-end processor receives a first response message, which indicates that the external system receiving the first data responded, and indicates that the external system has received the data sent by the standby front-end processor. The standby front-end processor may inform the active front-end processor of the results that the external system has received the data sent by the standby front-end processor. I.e. sending the response result to the active front-end processor, which is not limited by the present invention.
S500, if the active front-end processor receives a second response packet and the response result within a first preset time from the time of restarting the timer, determining that the data synchronization is successful, where the second response packet is returned to the active front-end processor by the first external system after receiving the first packet.
Optionally, it has been described above that the active front-end processor may be configured with a sending cycle, and the starting time of the sending cycle may be the time when the timer is restarted. The specific time length of the transmission period can be set as required. For example, T > TA > TB is required, where T may refer to the time length of the transmission period as described herein, TA is the timing duration of the timeout of the active front-end processor, and TB is the timing duration of the timeout of the standby front-end processor. The starting time of the TA is a time when the active front-end processor sends the first packet including the first data to the first external system, or a time when the active front-end processor restarts the timer, where a timing duration of the TA may be set according to actual needs, for example, may be set to a first preset duration referred to herein, which is not limited by the present invention.
The TB may be understood as timeout timing of the standby front-end processor, the starting time of the TB may be a time when the standby front-end processor sends a message to the first external system, and a specific timing duration of the TB may be set according to an actual need, which is not limited in the present invention.
In some optional embodiments, in combination with the embodiment shown in fig. 2, the method further comprises:
if the active front-end processor does not receive at least one of the second response packet and the response result within a first preset time period from the time when the timer is restarted, the active front-end processor performs the step of sending the first packet including the first data to the first external system again, and causes the standby front-end processor to at least obtain the first data, and performs the subsequent steps described in the embodiment of fig. 2.
And (4) optional. If the active front-end processor does not receive the second response message or the response result, or both the second response message and the response result are not received, in the first preset duration, it indicates that, in the process of passing the data, at least one device in the active front-end processor and the standby front-end processor has a problem in communication with the first external system. Of course, it is also possible to say that a problem arises with the communication between the active front-end processor and the standby front-end processor. No matter which device has a problem, the result of the data synchronization may be unreliable, so the method of the present invention may be executed again. I.e., resynchronizing the first data, as the present invention is not limited in this respect.
Optionally, the reliability of the system may be improved by re-executing the method of the present invention and re-synchronizing the first data, which is not limited by the present invention.
In combination with the previous embodiment, in certain alternative embodiments, the method further comprises:
if the number of times that the active front-end processor sends the first packet to the first external system again is greater than the preset number of times, the active front-end processor sends a third packet to the first external system as the first packet, and enables the standby front-end processor to at least obtain data included in the third packet, and execute the subsequent steps described in the embodiment of fig. 2, where the data included in the first packet is different from the data included in the third packet.
If the situation of a specific data failure occurs continuously and repeatedly, if the data is resynchronized all the time, other data cannot be synchronized in time, which may cause a larger problem. Therefore, after the first data is repeatedly synchronized for the preset number of times, no matter whether the first data is successfully synchronized, the next data, for example, the data included in the third packet, may be synchronized.
In some optional embodiments, in combination with the embodiment shown in fig. 2, the method further comprises:
if the active front-end processor does not receive at least one of the second response packet and the response result within a first preset time period from the time when the timer is restarted, the active front-end processor sends a third packet to the first external system as the first packet, and enables the standby front-end processor to at least obtain data included in the third packet, and executes the subsequent steps described in the embodiment of fig. 2, where the data included in the first packet is different from the data included in the third packet.
Alternatively, for data that fails to synchronize, the data may be resynchronized as in the previous embodiment. As in this embodiment, the next data may also be synchronized directly, for example, the data included in the third packet is synchronized, which is not limited in this embodiment of the present invention.
In some optional embodiments, in combination with the embodiment shown in fig. 2, the method further comprises:
if the first external system receives the first message sent by the active front-end processor and the first data sent by the standby front-end processor, the first external system stores the first data in the first message and/or the first data sent by the standby front-end processor;
if the first external system receives the first message sent by the active front-end processor and the second external system receives the first data sent by the standby front-end processor, the first external system receives the first data in the first message and the second external system stores the received first data.
Alternatively, for data of a specific device that needs to be synchronized, the first external system and the second external system may be two devices or systems that are redundant to each other, that is, the first external system and the second external system may synchronize data of the same device. By the redundancy mode, when a certain communication channel between the redundancy master station and the external system has a problem, the data in the redundancy master station can still be synchronized into the external system, so that the reliability of the system is stronger.
As shown in fig. 6, the present invention provides a data synchronization system, comprising: the system comprises an active front-end processor FEP-A, ｃA standby front-end processor FEP-B, ｃA first external system SYS-A and ｃA second external system SYS-B; the main front-end processor FEP-A and the standby front-end processor FEP-B are both in communication connection with the first external system SYS-A, and the main front-end processor FEP-A and the standby front-end processor FEP-B are both in communication connection with the second external system SYS-B;
the active front-end processor FEP- ｃA sends ｃA first packet including first datｃA to the first external system SYS- ｃA, and causes the standby front-end processor FEP-B to obtain at least the first datｃA;
the FEP-A of the main front-end processor restarts ｃA timer;
after obtaining the first datA, the standby front-end processor FEP-B sends the first datA to the first external system SYS-A or the second external system SYS-B;
the standby front-end processor FEP-B receives ｃA first response message and sends ｃA response result to the active front-end processor FEP-A, wherein the first response message is returned to the standby front-end processor FEP-B by an external system receiving the first datｃA, and the response result is the first response message or information representing that the standby front-end processor FEP-B receives the first response message;
and if the active front-end processor FEP-A receives ｃA second response message and the response result within ｃA first preset time period from the moment of restarting the timer, determining that the datｃA synchronization is successful, wherein the second response message is returned to the active front-end processor FEP-A by the first external system SYS-A after receiving the first message.
If the first external system SYS-A receives the first packet sent by the active front-end processor FEP-A and the first datA sent by the standby front-end processor FEP-B, the first external system SYS-A saves the first datA in the first packet and/or the first datA sent by the standby front-end processor FEP-B;
if the first external system SYS-A receives the first packet sent by the active front-end processor FEP-A and the second external system SYS-B receives the first datA sent by the standby front-end processor FEP-B, the first external system SYS-A receives the first datA in the first packet, and the second external system SYS-B stores the received first datA.
With reference to the embodiment shown in fig. 6, the sending, by the active front-end processor FEP- ｃA, ｃA first packet including first datｃA to the first external system SYS- ｃA, and the causing the standby front-end processor FEP-B to obtain at least the first datｃA specifically includes:
the FEP-A sends the first message including the first datｃA to the first external system SYS-A;
the primary front-end processor FEP-A directly sends the first datｃA in the first message to the standby front-end processor FEP-B;
after the standby front-end processor FEP-B obtains the first datA, the sending of the first datA to the first external system SYS-A or the second external system SYS-B specifically includes:
the standby front-end processor FEP-B encapsulates the first datA into A second packet, and sends the second packet to the first external system SYS-A or the second external system SYS-B.
With reference to the embodiment shown in fig. 6, the sending, by the active front-end processor FEP- ｃA, ｃA first packet including first datｃA to the first external system SYS- ｃA, and the causing the standby front-end processor FEP-B to obtain at least the first datｃA specifically includes:
the FEP-A sends the first message including the first datｃA to the first external system SYS-A;
the primary front-end processor FEP-A sends the first message to the standby front-end processor FEP-B;
after the standby front-end processor FEP-B obtains the first datA, the sending of the first datA to the first external system SYS-A or the second external system SYS-B specifically includes:
and after obtaining the first message, the standby front-end processor FEP-B sends the obtained first message to the first external system SYS-A or the second external system SYS-B.
With reference to the embodiment shown in fig. 6, the sending, by the active front-end processor FEP- ｃA, ｃA first packet including first datｃA to the first external system SYS- ｃA, and the causing the standby front-end processor FEP-B to obtain at least the first datｃA specifically includes:
the FEP-A sends the first message including the first datｃA to the first external system SYS-A;
the FEP-A sends first datｃA in the first message to network side equipment and obtains ｃA corresponding acquisition certificate, wherein the FEP-A and the FEP-B are both in communication connection with the network side equipment;
the primary front-end processor FEP-A sends the obtaining certificate to the standby front-end processor FEP-B, so that the standby front-end processor FEP-B obtains the first datｃA from the network side equipment according to the obtaining certificate;
after the standby front-end processor FEP-B obtains the first datA, the sending of the first datA to the first external system SYS-A or the second external system SYS-B specifically includes:
the standby front-end processor FEP-B encapsulates the first datA into A second packet, and sends the second packet to the first external system SYS-A or the second external system SYS-B.
An embodiment of the present invention provides a storage medium on which a program is stored, the program implementing the data synchronization method when executed by a processor.
The embodiment of the invention provides a processor, which is used for running a program, wherein the data synchronization method is executed when the program runs.
The processor comprises a kernel, and the kernel calls the corresponding program unit from the memory. The kernel can be set to be one or more than one, the kernel parameters are adjusted to realize that in the hot standby redundancy mode, the degradation processing of the redundancy mode of the redundancy front-end processor is not needed, the data anti-jitter of an external system is also not needed, and the main front-end processor can still synchronize data to the external system without the data jitter.
As shown in fig. 7, an embodiment of the present invention provides an apparatus 70, where the apparatus 70 includes at least one processor 701, and at least one memory 702 and a bus 703 connected to the processor 701; the processor 701 and the memory 702 complete mutual communication through a bus 703; the processor 701 is configured to call program instructions in the memory 702 to perform the data synchronization method described above. The device herein may be a server, a PC, a PAD, a mobile phone, etc.
The present application also provides a computer program product adapted to execute a program initialized with the steps comprised by the above-mentioned data synchronization method, when executed on a data processing device.
The present application is described with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems), and computer program products according to embodiments of the application. It will be understood that each flow and/or block of the flow diagrams and/or block diagrams, and combinations of flows and/or blocks in the flow diagrams and/or block diagrams, can be implemented by computer program instructions. These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, embedded processor, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
In a typical configuration, a device includes one or more processors (CPUs), memory, and a bus. The device may also include input/output interfaces, network interfaces, and the like.
The memory may include volatile memory in a computer readable medium, Random Access Memory (RAM) and/or nonvolatile memory such as Read Only Memory (ROM) or flash memory (flash RAM), and the memory includes at least one memory chip. The memory is an example of a computer-readable medium.
Computer-readable media, including both non-transitory and non-transitory, removable and non-removable media, may implement information storage by any method or technology. The information may be computer readable instructions, data structures, modules of a program, or other data. Examples of computer storage media include, but are not limited to, phase change memory (PRAM), Static Random Access Memory (SRAM), Dynamic Random Access Memory (DRAM), other types of Random Access Memory (RAM), Read Only Memory (ROM), Electrically Erasable Programmable Read Only Memory (EEPROM), flash memory or other memory technology, compact disc read only memory (CD-ROM), Digital Versatile Discs (DVD) or other optical storage, magnetic cassettes, magnetic tape magnetic disk storage or other magnetic storage devices, or any other non-transmission medium that can be used to store information that can be accessed by a computing device. As defined herein, a computer readable medium does not include a transitory computer readable medium such as a modulated data signal and a carrier wave.
As will be appreciated by one skilled in the art, embodiments of the present application may be provided as a method, system, or computer program product. Accordingly, the present application may take the form of an entirely hardware embodiment, an entirely software embodiment or an embodiment combining software and hardware aspects. Furthermore, the present application may take the form of a computer program product embodied on one or more computer-usable storage media (including, but not limited to, disk storage, CD-ROM, optical storage, and the like) having computer-usable program code embodied therein.
It is noted that, herein, relational terms such as first and second, and the like may be used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. It should also be noted that the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other identical elements in the process, method, article, or apparatus that comprises the element.
All the embodiments in the present specification are described in a related manner, and the same and similar parts among the embodiments may be referred to each other, and each embodiment focuses on the differences from the other embodiments. In particular, for the system embodiment, since it is substantially similar to the method embodiment, the description is simple, and for the relevant points, reference may be made to the partial description of the method embodiment.
The above are merely examples of the present application and are not intended to limit the present application. Various modifications and changes may occur to those skilled in the art. Any modification, equivalent replacement, improvement, etc. made within the spirit and principle of the present application should be included in the scope of the claims of the present application.
Claims (10)
1. A data synchronization method is characterized in that an active front-end processor and a standby front-end processor are both in communication connection with a first external system, and the active front-end processor and the standby front-end processor are both in communication connection with a second external system, and the method comprises the following steps:
the active front-end processor sends a first message including first data to the first external system, and the standby front-end processor at least obtains the first data;
the main front-end processor restarts the timer;
after the standby front-end processor obtains the first data, the standby front-end processor sends the first data to the first external system or the second external system;
the standby front-end processor receives a first response message and sends a response result to the active front-end processor, wherein the first response message is returned to the standby front-end processor by an external system receiving the first data, and the response result is the first response message or information representing that the standby front-end processor receives the first response message;
and if the active front-end processor receives a second response message and the response result within a first preset time period from the moment of restarting the timer, determining that the data synchronization is successful, wherein the second response message is returned to the active front-end processor by the first external system after receiving the first message.
2. The data synchronization method according to claim 1, wherein the sending, by the active front-end processor, a first packet including first data to the first external system, and the obtaining, by the standby front-end processor, at least the first data includes:
the active front-end processor sends the first message including the first data to the first external system;
the active front-end processor directly sends the first data in the first message to the standby front-end processor;
after the standby front-end processor obtains the first data, the standby front-end processor sends the first data to the first external system or the second external system, and the method comprises the following steps:
and the standby front-end processor encapsulates the first data into a second message and sends the second message to the first external system or the second external system.
3. The method of claim 1, wherein the sending, by the active front-end processor, a first packet including first data to the first external system, and causing the standby front-end processor to obtain at least the first data comprises:
the active front-end processor sends the first message including the first data to the first external system;
the main front-end processor sends the first message to the standby front-end processor;
after the standby front-end processor obtains the first data, the standby front-end processor sends the first data to the first external system or the second external system, and the method comprises the following steps:
and after obtaining the first message, the standby front-end processor sends the obtained first message to the first external system or the second external system.
4. The data synchronization method according to claim 1, wherein the sending, by the active front-end processor, a first packet including first data to the first external system, and the obtaining, by the standby front-end processor, at least the first data includes:
the active front-end processor sends the first message including the first data to the first external system;
the main front-end processor sends the first data in the first message to a network side device and obtains a corresponding acquisition certificate, wherein the main front-end processor and the standby front-end processor are both in communication connection with the network side device;
the main front-end processor sends the acquisition certificate to the standby front-end processor so that the standby front-end processor acquires the first data from the network side equipment according to the acquisition certificate;
after the standby front-end processor obtains the first data, the standby front-end processor sends the first data to the first external system or the second external system, and the method comprises the following steps:
and the standby front-end processor encapsulates the first data into a second message and sends the second message to the first external system or the second external system.
5. The data synchronization method of claim 1, further comprising:
if the active front-end processor does not receive at least one of the second response message and the response result within a first preset time period from the time when the timer is restarted, returning to the step that the active front-end processor sends a first message including first data to the first external system, and enabling the standby front-end processor to at least obtain the first data.
6. The data synchronization method of claim 5, further comprising:
if the number of times that the active front-end processor sends the first packet to the first external system again is greater than the preset number of times, the active front-end processor sends a third packet to the first external system as the first packet, and enables the standby front-end processor to at least obtain data included in the third packet, and re-execute the step of restarting the timer by the active front-end processor, wherein the data included in the first packet is different from the data included in the third packet.
7. The data synchronization method of claim 1, further comprising:
if the active front-end processor does not receive at least one of the second response message and the response result within a first preset time period from the time of restarting the timer, the active front-end processor sends a third message to the first external system as the first message, and enables the standby front-end processor to at least obtain data included in the third message and re-execute the step of restarting the timer by the active front-end processor, wherein the data included in the first message is different from the data included in the third message.
8. The data synchronization method of claim 1, further comprising:
if the first external system receives the first message sent by the active front-end processor and the first data sent by the standby front-end processor, the first external system stores the first data in the first message and/or the first data sent by the standby front-end processor;
if the first external system receives the first message sent by the active front-end processor and the second external system receives the first data sent by the standby front-end processor, the first external system receives the first data in the first message and the second external system stores the received first data.
9. A data synchronization system, comprising: the system comprises a main front-end processor, a standby front-end processor, a first external system and a second external system; the active front-end processor and the standby front-end processor are both in communication connection with the first external system, and the active front-end processor and the standby front-end processor are both in communication connection with the second external system;
the active front-end processor sends a first message including first data to the first external system, and the standby front-end processor at least obtains the first data;
the main front-end processor restarts the timer;
after the standby front-end processor obtains the first data, the standby front-end processor sends the first data to the first external system or the second external system;
the standby front-end processor receives a first response message and sends a response result to the active front-end processor, wherein the first response message is returned to the standby front-end processor by an external system receiving the first data, and the response result is the first response message or information representing that the standby front-end processor receives the first response message;
and if the active front-end processor receives a second response message and the response result within a first preset time period from the moment of restarting the timer, determining that the data synchronization is successful, wherein the second response message is returned to the active front-end processor by the first external system after receiving the first message.
10. A storage medium characterized by storing a program which when executed by a processor implements the data synchronization method of any one of claims 1 to 8.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110012633.4A CN112332955B (en) | 2021-01-06 | 2021-01-06 | Data synchronization method, system and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110012633.4A CN112332955B (en) | 2021-01-06 | 2021-01-06 | Data synchronization method, system and storage medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112332955A CN112332955A (en) | 2021-02-05 |
| CN112332955B true CN112332955B (en) | 2021-04-13 |
Family
ID=74302356
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110012633.4A Active CN112332955B (en) | 2021-01-06 | 2021-01-06 | Data synchronization method, system and storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112332955B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116521636B (en) * | 2023-05-16 | 2023-11-28 | 三峡科技有限责任公司 | Automatic synchronization method and system for operation data |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0506440B1 (en) * | 1991-03-28 | 1997-06-04 | NEC Corporation | A synchronous terminal station receiving system |
| EP0897237A3 (en) * | 1997-08-14 | 2001-07-11 | Samsung Electronics Co., Ltd. | TDMA communication device and method |
| CN101162960A (en) * | 2007-11-13 | 2008-04-16 | 中兴通讯股份有限公司 | Main-slave control cell signal synchronizing method |
| CN108833479A (en) * | 2018-05-18 | 2018-11-16 | 吉林亿联银行股份有限公司 | A kind of method of data synchronization and device |
| CN110690936A (en) * | 2018-07-06 | 2020-01-14 | 腾讯科技（深圳）有限公司 | Time control method, system and computer system in service operation |
-
2021
- 2021-01-06 CN CN202110012633.4A patent/CN112332955B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0506440B1 (en) * | 1991-03-28 | 1997-06-04 | NEC Corporation | A synchronous terminal station receiving system |
| EP0897237A3 (en) * | 1997-08-14 | 2001-07-11 | Samsung Electronics Co., Ltd. | TDMA communication device and method |
| CN101162960A (en) * | 2007-11-13 | 2008-04-16 | 中兴通讯股份有限公司 | Main-slave control cell signal synchronizing method |
| CN108833479A (en) * | 2018-05-18 | 2018-11-16 | 吉林亿联银行股份有限公司 | A kind of method of data synchronization and device |
| CN110690936A (en) * | 2018-07-06 | 2020-01-14 | 腾讯科技（深圳）有限公司 | Time control method, system and computer system in service operation |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112332955A (en) | 2021-02-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7822070B2 (en) | Bus station and system and method of maintaining synchronizing of a bus station | |
| CN110581782B (en) | Disaster tolerance data processing method, device and system | |
| CN107729515B (en) | Data synchronization method, device and storage medium | |
| WO2017198144A1 (en) | Disaster tolerance method for iptv system, and iptv disaster tolerance system | |
| CN112332955B (en) | Data synchronization method, system and storage medium | |
| US8463945B2 (en) | Method for synchronizing local clocks in a distributed computer network | |
| CN111031341A (en) | Heartbeat-based dual-computer hot standby method | |
| CN111865632A (en) | Switching method of distributed data storage cluster and switching instruction sending method and device | |
| CN112583512A (en) | Time synchronization device and method | |
| CN107104822B (en) | Server disaster recovery processing method and device, storage medium and electronic equipment | |
| CN110213359B (en) | Internet of vehicles networking data pushing system and method based on D2D | |
| CN111368005A (en) | Data processing method, device and equipment based on block chain and readable storage medium | |
| CN106254814B (en) | Conference recovery method, service management center and system | |
| CN105812492B (en) | A kind of method of data synchronization and system | |
| CN111083049A (en) | User table item recovery method and device, electronic equipment and storage medium | |
| CN102904610A (en) | Node recovering method and equipment for power line communication | |
| CN109582626B (en) | Method, device and equipment for accessing bus and readable storage medium | |
| CN114095901A (en) | Communication data processing method and device | |
| CN107404511B (en) | Method and device for replacing servers in cluster | |
| CN114598594B (en) | Method, system, medium and equipment for processing application faults under multiple clusters | |
| CN115237674A (en) | Data backup method, device and medium for SDN controller based on opennaylight | |
| CN111064622B (en) | Network device, synchronization apparatus, and information transmission method | |
| KR101973264B1 (en) | Clocks timing fault recovery method and apparatus in precision time protocol system | |
| CN110087333B (en) | Method, device, equipment and storage medium for preventing service interruption | |
| CN109150359B (en) | Time synchronization method and device of air conditioning unit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20211105 Address after: 100176 room 3412, floor 4, building 3, yard 2, Desheng Middle Road, Beijing Economic and Technological Development Zone, Daxing District, Beijing Patentee after: Beijing Helishi system integration Co.,Ltd. Address before: 100176 courtyard 2, Disheng Middle Road, Daxing Economic and Technological Development Zone, Beijing Patentee before: BEIJING HOLLYSYS Co.,Ltd. |