CN112332687A - Current source inverter for inhibiting common mode voltage and eliminating influence of current superposition area and control strategy - Google Patents

Current source inverter for inhibiting common mode voltage and eliminating influence of current superposition area and control strategy Download PDF

Info

Publication number
CN112332687A
CN112332687A CN202011171913.1A CN202011171913A CN112332687A CN 112332687 A CN112332687 A CN 112332687A CN 202011171913 A CN202011171913 A CN 202011171913A CN 112332687 A CN112332687 A CN 112332687A
Authority
CN
China
Prior art keywords
current
vector
source inverter
zero vector
bridge arm
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202011171913.1A
Other languages
Chinese (zh)
Inventor
佟诚德
臧文彬
尹佐生
李练
郑萍
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Harbin Institute of Technology
Original Assignee
Harbin Institute of Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Harbin Institute of Technology filed Critical Harbin Institute of Technology
Priority to CN202011171913.1A priority Critical patent/CN112332687A/en
Publication of CN112332687A publication Critical patent/CN112332687A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/12—Arrangements for reducing harmonics from ac input or output
    • H02M1/126—Arrangements for reducing harmonics from ac input or output using passive filters
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02P—CONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORS OR DYNAMO-ELECTRIC CONVERTERS; CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS
    • H02P25/00—Arrangements or methods for the control of AC motors characterised by the kind of AC motor or by structural details
    • H02P25/02—Arrangements or methods for the control of AC motors characterised by the kind of AC motor or by structural details characterised by the kind of motor
    • H02P25/022—Synchronous motors
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02P—CONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORS OR DYNAMO-ELECTRIC CONVERTERS; CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS
    • H02P27/00—Arrangements or methods for the control of AC motors characterised by the kind of supply voltage
    • H02P27/04—Arrangements or methods for the control of AC motors characterised by the kind of supply voltage using variable-frequency supply voltage, e.g. inverter or converter supply voltage
    • H02P27/06—Arrangements or methods for the control of AC motors characterised by the kind of supply voltage using variable-frequency supply voltage, e.g. inverter or converter supply voltage using dc to ac converters or inverters
    • H02P27/08—Arrangements or methods for the control of AC motors characterised by the kind of supply voltage using variable-frequency supply voltage, e.g. inverter or converter supply voltage using dc to ac converters or inverters with pulse width modulation
    • H02P27/12—Arrangements or methods for the control of AC motors characterised by the kind of supply voltage using variable-frequency supply voltage, e.g. inverter or converter supply voltage using dc to ac converters or inverters with pulse width modulation pulsing by guiding the flux vector, current vector or voltage vector on a circle or a closed curve, e.g. for direct torque control
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/12—Arrangements for reducing harmonics from ac input or output
    • H02M1/123—Suppression of common mode voltage or current

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Inverter Devices (AREA)

Abstract

The invention discloses a current source inverter for inhibiting common mode voltage and eliminating the influence of a current superposition area and a control strategy, belongs to the field of motor drive, and aims to solve the problems that the common mode voltage is high when a zero vector is directly introduced into the current source inverter through a switching tube, and the current superposition area needs to be introduced in order to prevent the inverter from being opened in the vector switching process. The invention comprises a direct current power supply, an inductor and an n-phase half-bridge topology, wherein n is more than or equal to 3; the direct current power supply and the inductor generate constant direct current, and PWM current is generated through an n-phase half-bridge topological structure; the zero vector bridge arm is connected in parallel to two ends of the n-phase half-bridge topology; zero vector bridge arm is composed of power switch tube S0And diodeD0Are connected in series. The control strategy is as follows: and when the current vector is switched, a zero vector is introduced in a mode of conducting a zero vector bridge arm.

Description

Current source inverter for inhibiting common mode voltage and eliminating influence of current superposition area and control strategy
Technical Field
The invention relates to a topological structure of a current source inverter, and belongs to the field of motor driving.
Background
In recent years, with the development of wide bandgap semiconductor technology, devices such as SCI and GaN are more suitable for being applied to a current source inverter, and the application of the current source inverter to the field of motor driving has received much attention. Compared with a voltage source inverter, a direct current bus end of the current source inverter adopts a series large inductor, the inductor has long service life, is high temperature resistant and low in cost, and the problems of short service life, large volume and high cost caused by the fact that an electrolytic capacitor or a film capacitor is adopted at the bus end are solved; on the other hand, the characteristic that the inductor inhibits the sudden change of the short-circuit current is utilized, the switch tube of the current source inverter can be directly connected, short-circuit protection is not needed, and the reliability is improved. On the output side, the voltage source type is directly connected with the motor, and the current source inverter needs to be connected with a capacitor in parallel in order to provide phase conversion capability for the motor current. The motor current is smoother by the filtering action of the capacitor.
With the development of wide bandgap semiconductor technology, the switching frequency of a power switching device is continuously increased, and although the mass and volume of a motor control system are reduced, a mode of introducing a zero vector through a switching tube during current vector switching causes a significant common mode interference problem and must be suppressed. On the other hand, when the switching state of the voltage source inverter is switched in the modulation process, the switching tube needs to be conducted in a delayed manner to prevent the upper and lower bridge arms from being directly connected, and the time for conducting in a delayed manner becomes dead time. Compared with a voltage source inverter, in order to ensure that a bridge arm is disconnected in the modulation process of the current source inverter, the switching tube needs to be turned on in advance or turned off in a delayed manner, and the time of turning on in advance or turning off in a delayed manner becomes the current superposition time, namely the current superposition area is introduced. The introduction of the laminar flow area not only reduces the utilization rate of bus current and increases the harmonic wave of the output side of the current source inverter, but also needs to compensate the error caused by the laminar flow area, and the control is complex.
Disclosure of Invention
The invention aims to solve the problems that the common-mode voltage of the zero vector introduced by the conventional current source inverter through a switching tube is high, and a current overlapping region needs to be introduced in order to prevent the inverter from being opened in the vector switching process, and provides a current source inverter for inhibiting the common-mode voltage and eliminating the influence of the current overlapping region and a control strategy.
The current source inverter for inhibiting common mode voltage and eliminating the influence of a current superposition area comprises a direct current power supply, an inductor and an n-phase half-bridge topology, wherein n is more than or equal to 3; the direct current power supply and the inductor generate constant direct current, and PWM current is generated through an n-phase half-bridge topological structure;
the zero vector bridge arm is connected in parallel to two ends of the n-phase half-bridge topology; zero vector bridge arm is composed of power switch tube S0And a diode D0Are connected in series.
Preferably, n capacitors for phase conversion are connected to the inverter output, and the n capacitors are star-connected.
The invention further provides a control strategy of the current source inverter for inhibiting the common mode voltage and eliminating the influence of the superposed current area, wherein the control strategy comprises the following steps:
and when the current vector is switched, a zero vector is introduced in a mode of conducting a zero vector bridge arm.
Preferably, the zero vector bridge arm on-time leads the current vector switching time, and the zero vector bridge arm off-time lags the current vector switching time.
Preferably, the current source inverter is in one period T of the first sectorsInner, current vector I12、I1、I2、I11Corresponding switch tube S2S8、S1S8、S1S9、S5S9The switching tube is continuously conducted in succession, and the switching time of the switching tube is as follows:
Figure BDA0002747552540000021
in the formula: t is12、T1、T2、T11Are respectively provided withAs a current vector I12、I1、I2、I11Corresponding on-time;
T0conducting the current zero vector for the total time in one period;
Tn1～Tn8is S0Switching time of a switching tube;
Ta、Tb、Tcrespectively the switching moment of the current vector.
The invention has the beneficial effects that: the common mode voltage is suppressed and the influence of the current overlap region is eliminated.
With S2S8Switch to S1S8For example analysis, at the instant of current vector switching, S0The switch tube is continuously conducted, and the current source inverter cannot be broken, so that the problem of current superposition area compensation does not need to be considered, and the control process is simplified. And S1S8Switch tube on, S2S8The shutdown does not affect the current change of the current source inverter.
In addition, when a zero vector is introduced into a conventional current source inverter through a bridge arm, in order to minimize the switching frequency, a sector where a current vector is located needs to be judged first, and then a proper zero vector needs to be selected. The invention is realized by turning on the power switch S0And a current zero vector is introduced, so that the control strategy is simplified.
The present embodiment introduces a power switch tube S0And a diode D0Formed bridge arm, control power switch tube S0The conduction introduces a new current vector, so that the common-mode voltage in the modulation process can be inhibited, and the influence of the current vector needing to be introduced into the superposed current region at the switching moment is eliminated.
Drawings
FIG. 1 is a current source inverter for suppressing common mode voltage and eliminating the influence of current foldback according to the present invention;
FIG. 2 is a schematic diagram of an embodiment of a current source inverter according to the present invention, in a five-phase topology;
FIG. 3 is a graph of common mode voltage analysis for a five-phase topology current source inverter;
FIG. 4 is an equivalent circuit diagram of the embodiment of FIG. 2, wherein FIG. 4(a) is a common mode voltage loop model and FIG. 4(b) is an equivalent common mode voltage loop model;
FIG. 5 Current vector IAAnd ICFig. 5(a) shows that the phase a winding of the motor is energized with positive current and the phase C winding is energized with negative current, fig. 5(b) shows fundamental wave synthesis, and fig. 5(C) shows third harmonic synthesis;
FIG. 6 Current vector IAAnd IEFig. 6(a) shows that the phase a winding of the motor is energized with positive current and the phase E winding is energized with negative current, fig. 6(b) shows fundamental wave synthesis, and fig. 6(c) shows third harmonic synthesis;
fig. 7 is an all space current vector diagram, fig. 7(a) is an all fundamental space current vector diagram, and fig. 7(b) is an all third harmonic space current vector diagram;
FIG. 8 is a vector-based scheme for combining adjacent vector fundamental and third harmonic, FIG. 8(a) is a schematic diagram for combining reference vector fundamental, and FIG. 8(b) is a schematic diagram for combining reference vector third harmonic;
fig. 9 is a timing diagram of switching of the introduced cascode section, fig. 9(a) early turns on the introduced cascode section, and fig. 9(b) delayed turns off the introduced cascode section.
FIG. 10 is a schematic diagram of a modulation strategy, FIG. 10(a) is a diagram of a conventional five-phase current source switch, and FIG. 10(b) is a diagram of a lead-in S of the present invention0Current source inverter switching diagram, fig. 10(c) introduces a zero vector S for the present invention0A current source inverter equivalent switching diagram;
FIG. 11 is a timing diagram of the switching tube of the first sector according to the present invention.
Detailed Description
The first embodiment is as follows: referring to fig. 1, a current source inverter for suppressing common mode voltage and eliminating influence of a current overlap region according to the present embodiment is described below with reference to fig. 1 to 11, where the current source inverter having an n-phase half-bridge topology includes a current source, an inductor, and an n-phase half-bridge topology, where n is greater than or equal to 3; the current source and the inductor generate constant direct current and generate PWM current through an n-phase half-bridge topological structure;
also includes the zero vectorThe zero vector bridge arm is connected in parallel to two ends of the n-phase half-bridge topology; zero vector bridge arm is composed of power switch tube S0And a diode D0The zero vector is introduced in a mode of conducting through a zero vector bridge arm when the current vector is switched.
The conducting time of the zero vector bridge arm is ahead of the current vector switching time, and the closing time of the zero vector bridge arm lags behind the current vector switching time.
The introduction method of the current source inverter zero vector in the present embodiment is: and when the current vector is switched, the zero vector bridge arm is conducted to realize the switching.
The zero vector introduction method of the present embodiment is applicable to a topology structure with n ≧ 3, and a five-phase topology structure will be described as an example. Referring to fig. 2, the five-phase current source inverter includes a dc voltage source UdcAnd an inductance L, the DC voltage source UdcThe inductor L phase is connected in series to form an input end for supplying power to the five-phase current source inverter;
the zero vector bridge arm is composed of a power switch tube S0And a diode D0Are connected in series.
The five-phase half-bridge topology structure is formed by 10 power switching tubes and 10 diodes;
the power switch tubes are respectively S1、S2、S3、S4、S5、S6、S7、S8、S9、S10(ii) a The diodes are respectively D1、D2、D3、D4、D5、D6、D7、D8、D9、D10；
Upper bridge arm power switch tube S of first bridge arm1And a diode D1Series-connected lower bridge arm power switch tube S6And a diode D6Are connected in series;
upper bridge arm power switch tube S of second bridge arm2And a diode D2Series-connected lower bridge arm power switch tube S7And a diode D7Are connected in series;
upper bridge arm power switch of third bridge armPipe S3And a diode D3Series-connected lower bridge arm power switch tube S8And a diode D8Are connected in series;
upper bridge arm power switch tube S of fourth bridge arm4And a diode D4Series-connected lower bridge arm power switch tube S9And a diode D9Are connected in series;
upper bridge arm power switch tube S of fifth bridge arm5And a diode D5Series-connected lower bridge arm power switch tube S10And a diode D10Are connected in series;
the five-phase current source inverter further comprises five filter capacitors C, the filter capacitors C and the output end of the five-phase half-bridge topological structure are respectively connected with one filter capacitor C, the five filter capacitors C are in star connection, and the five filter capacitors in star connection are used for phase change.
According to the modulation strategy of the current source inverter, only two switching tubes can be conducted at the same time, one is at the upper bridge arm and the other is at the lower bridge arm, and the five-phase current source inverter shown in fig. 2 has 26 switching states, wherein S is1～S10On, 25 states in total, S0One state is turned on. Referring specifically to Table 1, S is not introduced in the conventional topology0Under the condition of (1), the zero vector introduced during current vector switching is realized by the direct connection of a switching tube, and the corresponding synthesized zero vector is as follows: i is21、I22、I23、I24、I25Corresponding common mode voltage is Va、Vb、Vc、Vd、VeThe common mode voltage is highest due to the fact that the switching tube is directly connected. Fig. 3 introduces a single zero vector bridge arm to solve the problem of high common mode voltage, and the following detailed analysis shows that the modulation strategy for reducing the common mode voltage is implemented by introducing a zero vector through the single zero vector bridge arm in the present embodiment.
TABLE 1
Figure BDA0002747552540000051
In Table 1, Va、Vb、Vc、Vd、VePhase A, phase B, phase C, phase D and phase E voltages.
FIG. 3 is a diagram of common mode voltage analysis, capacitor CPVFIG. 4 is an equivalent circuit diagram showing the parasitic capacitance, and the common mode voltage V can be obtainedCMComprises the following steps:
Figure BDA0002747552540000052
VPOis the voltage, V, from the positive pole P of the current source inverter to the neutral point ONOIs the voltage from the negative pole N of the current source inverter to the neutral point O.
The switching states of the five-phase current source inverter in the embodiment are classified into three categories, that is, the common-mode voltage is classified into three categories, and the specific expression thereof is as follows:
1. switch tube S0On state, according to the equivalent circuit of FIG. 4, VPO＝0，VNOWhen 0, the common mode voltage expression is:
Figure BDA0002747552540000061
2. switch tube S1～S10Switching state in which upper and lower bridge arms are not directly connected, with power switching tube S1And S10For the analysis of the example when conducting, the common mode voltage is expressed as follows according to fig. 3:
Figure BDA0002747552540000062
3、S1～S10switching tube in through state, with power switching tube S1And S5When conducting, for example, VPO＝VNO＝VaThe available common mode voltage expression is:
Figure BDA0002747552540000063
in the embodiment, a star connection method of a five-phase permanent magnet synchronous motor is taken as an example, the difference between the currents of the windings of the phases is 72 degrees, and the axial coincidence of the current vector and the A-phase current is recorded as 0 degree. The output end of the five-phase current source inverter simultaneously outputs two-phase current to the five-phase motor, two-phase current vectors of the motor can be divided into adjacent vectors and non-adjacent two-phase vectors, and the composition of the two-phase current vectors of different types is greatly different in amplitude and phase. The five-phase permanent magnet synchronous motor can eliminate fifth current harmonic, but does not inhibit third current harmonic, so the embodiment mainly analyzes fundamental waves and third harmonic.
Five-phase current source inverter switching tube S of the present embodiment1And S8When the motor is conducted, the A-phase winding of the motor flows forward current IAThe C phase winding is flowed with a negative current ICFIG. 5 shows the current vector IAAnd ICFor the composite schematic of non-adjacent vectors, when the current vector is selected as the fundamental wave, the vector
Figure BDA0002747552540000064
By vector of fundamental wave
Figure BDA0002747552540000065
And vector
Figure BDA0002747552540000066
By synthesis, when the current vector takes into account the third harmonic, the vector
Figure BDA0002747552540000067
Is partly defined by the vector of the third harmonic
Figure BDA0002747552540000068
And vector
Figure BDA0002747552540000069
And (4) synthesizing.
IdcIs the direct current bus inductive current; switch tube S1And S10When the motor is conducted, the A-phase winding of the motor flows forward current IAThe E phase winding is flowed with a negative current IEFIG. 6 analyzes the current vector IAAnd IEFor combined representation of adjacent vectors, vectors of fundamental waves
Figure BDA00027475525400000610
And vector
Figure BDA00027475525400000611
Synthesized as a fundamental wave vector
Figure BDA00027475525400000612
Vector of third harmonic
Figure BDA00027475525400000613
And vector
Figure BDA00027475525400000614
Synthesized as third harmonic vector
Figure BDA00027475525400000615
FIG. 7 shows all space current vectors divided into eight sectors, the resultant vector is I1～I25In which I21、I22、I23、I24、I25For the zero vector of the bridge arm dc synthesis, table 2 shows the synthesis of all current vectors:
TABLE 2
Figure BDA0002747552540000071
The vector I corresponding to the vector numbers 1 to 25 in Table 21～I25Vector number 0 corresponds to zero vector I0。
By combining Clark transformation, an expression of the motor space current vector in a two-phase static coordinate system can be deduced:
Figure BDA0002747552540000072
Irefmotor current synthetic reference vector, ia、ib、ic、id、ieIs the motor A, B, C, D, E phase winding current.
In the present embodiment, zero vector I of bridge arm dc synthesis is not introduced21、I22、I23、I24、I25And the zero vector I when the single zero vector bridge arm with simple control mode is conducted is adopted0。
In the present embodiment, a sawtooth pulse is used as a carrier, a first sector is taken as an example, fig. 8 is a scheme of a synthesized vector of an adjacent vector fundamental wave and a third harmonic, and two synthesized sequences of current vectors of a conventional five-phase current source inverter are as follows according to a principle that the minimum distribution of the actions of switching devices is:
Figure BDA0002747552540000081
in a conventional control strategy, in order to prevent the switching tube from being turned off at the moment of switching a current vector, the switching tube needs to be turned on in advance or turned off in a delayed manner, and the time of turning on in advance or turning off in a delayed manner becomes a current superposition time, and fig. 9 is a switching timing diagram introducing a current superposition area. In the timing diagram of the switch, I is introduced22And I25The direct zero vector of the two switching tubes is shown in Table 1, and the common mode voltage at the moment is Vb、Ve. The common mode voltage is large at this time. The modulation strategy of the embodiment can be realized by introducing S0The switching tube conducted zero vector replaces the traditional direct current zero vector, and S at the moment is shown in the table 10The common mode voltage corresponding to the conduction of the switching tube is 0, and the common mode voltage in the modulation process is effectively restrained.
In the present embodiment, when switching vectors, let S0Conduction induced zero vector I0The output current of the five-phase current source inverter is not subjected to S1-S10The handover effect. When the switching state changes from zero vector to current vector, S1-S10The switching state of (a) need not be changed. The state is analyzed by taking the first sector as an example, and fig. 10 shows a modulation strategySchematic diagram of a current source inverter in one period TsInner, current vector I12、I1、I2、I11Corresponding switch tube S2S8、S1S8、S1S9、S5S9The switching tube is continuously conducted in succession, and the switching time of the switching tube is as follows:
Figure BDA0002747552540000082
T12、T1、T2、T11are respectively a current vector I12、I1、I2、I11Corresponding on-time. T is0For the total time of conduction of the current zero vector in one cycle, Tn1～Tn8Is S0Switching time (including on and off states) of switch tube, Ta、Tb、Tc、Td、TeRespectively the current vector switching instant. FIG. 11 is a timing diagram of the switching of the first sector switch tube.
In the current source inverter according to the present embodiment, the on time of each current vector switching tube is increased by T0/4, with I12Analysis is carried out with the current vector as an example, starting at time S2S8Conducting, the first sector switch tube in FIG. 11 switches the timing diagram, at this time S0Conduction T0/8，S0When the switch is conducted, the output current of the five-phase current source inverter is not influenced, and the front T is0At time/8, switch tube S2S8Is not active, is at12-T0/8) time S0Conducting for a duration of T0Duration of/4 at S0During the continuous conduction period, the switch tube S2S8Non-functioning, current vector I12Effective total on-time of T12The duration is unchanged. The rest of the current vectors are the same.
With S2S8Switch to S1S8For example analysis, at the instant of current vector switching, S0The switch tube is continuously conducted, and the current source inverter can not generateThe circuit is generated, so that the problem of the compensation of the superposed flow area does not need to be considered, and the control process is simplified. And S1S8Switch tube on, S2S8The shutdown does not affect the current change of the current source inverter.
In addition, when a zero vector is introduced into a conventional current source inverter through a bridge arm, in order to minimize the switching frequency, a sector where a current vector is located needs to be judged first, and then a proper zero vector needs to be selected. By turning on the power switch S0And a current zero vector is introduced, so that the control strategy is simplified.
The present embodiment introduces a power switch tube S0And a diode D0Formed bridge arm, control power switch tube S0The conduction introduces a new current vector, so that the common-mode voltage in the modulation process can be inhibited, and the influence of the current vector needing to be introduced into the superposed current region at the switching moment is eliminated.

Claims (5)

1. A current source inverter for inhibiting common mode voltage and eliminating the influence of a current superposition area comprises a direct current power supply, an inductor and an n-phase half-bridge topology, wherein n is more than or equal to 3; the direct current power supply and the inductor generate constant direct current, and PWM current is generated through an n-phase half-bridge topological structure;
the device is characterized by further comprising a zero vector bridge arm, wherein the zero vector bridge arm is connected in parallel to two ends of the n-phase half-bridge topology; zero vector bridge arm is composed of power switch tube S0And a diode D0Are connected in series.
2. The current source inverter of claim 1, wherein n capacitors for phase commutation are connected to the output of the inverter, and the n capacitors are star-connected.
3. A control strategy of a current source inverter for suppressing a common mode voltage and eliminating the influence of a current overlap region is characterized in that the control strategy is as follows:
when the current vector is switched, a zero vector is introduced in a mode of conducting a zero vector bridge arm,
the present claim control strategy is implemented based on claim 1 or 2.
4. The control strategy of the current source inverter for suppressing the common mode voltage and eliminating the influence of the current foldback according to claim 3, wherein the zero vector bridge arm on time is ahead of the current vector switching time, and the zero vector bridge arm off time is behind the current vector switching time.
5. The control strategy of the current source inverter for suppressing the common mode voltage and eliminating the influence of the current foldback area according to claim 3, wherein the current source inverter is in one period T of the first sectorsInner, current vector I12、I1、I2、I11Corresponding switch tube S2S8、S1S8、S1S9、S5S9The switching tube is continuously conducted in succession, and the switching time of the switching tube is as follows:
Figure FDA0002747552530000011
in the formula: t is12、T1、T2、T11Are respectively a current vector I12、I1、I2、I11Corresponding on-time;
T0conducting the current zero vector for the total time in one period;
Tn1～Tn8is S0Switching time of a switching tube;
Ta、Tb、Tcrespectively the switching moment of the current vector.
CN202011171913.1A 2020-10-28 2020-10-28 Current source inverter for inhibiting common mode voltage and eliminating influence of current superposition area and control strategy Pending CN112332687A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202011171913.1A CN112332687A (en) 2020-10-28 2020-10-28 Current source inverter for inhibiting common mode voltage and eliminating influence of current superposition area and control strategy

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202011171913.1A CN112332687A (en) 2020-10-28 2020-10-28 Current source inverter for inhibiting common mode voltage and eliminating influence of current superposition area and control strategy

Publications (1)

Publication Number Publication Date
CN112332687A true CN112332687A (en) 2021-02-05

Family

ID=74296604

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202011171913.1A Pending CN112332687A (en) 2020-10-28 2020-10-28 Current source inverter for inhibiting common mode voltage and eliminating influence of current superposition area and control strategy

Country Status (1)

Country Link
CN (1) CN112332687A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2024000488A1 (en) * 2022-06-30 2024-01-04 合肥美的电冰箱有限公司 Current source inverter and control method therefor, compressor and household appliance

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002218793A (en) * 2000-11-14 2002-08-02 Toyota Central Res & Dev Lab Inc Drive device, power output device, and their control method
CN103259478A (en) * 2013-05-28 2013-08-21 北方工业大学 Optimizing and modulating method of five-axle arm inverter
CN107064707A (en) * 2016-12-16 2017-08-18 南京航空航天大学 Open fault detection method of the dual stage matrix converter in reverse power generation state
CN110545048A (en) * 2019-07-30 2019-12-06 东南大学 zero-voltage switch and common-mode voltage suppression method for current source type motor driving system

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002218793A (en) * 2000-11-14 2002-08-02 Toyota Central Res & Dev Lab Inc Drive device, power output device, and their control method
CN103259478A (en) * 2013-05-28 2013-08-21 北方工业大学 Optimizing and modulating method of five-axle arm inverter
CN107064707A (en) * 2016-12-16 2017-08-18 南京航空航天大学 Open fault detection method of the dual stage matrix converter in reverse power generation state
CN110545048A (en) * 2019-07-30 2019-12-06 东南大学 zero-voltage switch and common-mode voltage suppression method for current source type motor driving system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
HANG DAI等: "An H7 Current-Source Inverter using Wide Bandgap Bidirectional Switches to Achieve High Efficiency and Low Conducted Common-Mode EMI", 《2020 IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC)》 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2024000488A1 (en) * 2022-06-30 2024-01-04 合肥美的电冰箱有限公司 Current source inverter and control method therefor, compressor and household appliance

Similar Documents

Publication Publication Date Title
Narayanan et al. Advanced bus-clamping PWM techniques based on space vector approach
CN107809195B (en) Four-level power circuit of switched reluctance motor and use method
Mao et al. Review of high-performance three-phase power-factor correction circuits
EP2571154B1 (en) PV inverter with input parallel output series connected flyback converters feeding a fullbridge grid converter
US20180019658A1 (en) Energy Storage System for Renewable Energy Source
Xu et al. A soft-switching current-source-inverter-fed motor drive with reduced common-mode voltage
CN109039205B (en) SiC device current source type double three-phase permanent magnet synchronous motor driving system and method
Maswood et al. Average and hysteresis current-controlled three-phase three-level unity power factor rectifier operation and performance
Yao et al. A novel SVPWM scheme for Vienna rectifier without current distortion at current zero-crossing point
Zhang et al. Zero-sequence current suppression method for fault-tolerant OW-PMSM drive with asymmetric zero-sequence voltage injection
Li et al. Soft-switching three-phase matrix based isolated AC-DC converter for DC distribution system
CN112332687A (en) Current source inverter for inhibiting common mode voltage and eliminating influence of current superposition area and control strategy
Chae et al. Carrier based PWM for three-phase three-switch buck-type rectifier in EV rapid charging system
CN116505747A (en) Specific harmonic wave elimination modulation method for eliminating current source inverter current-overlapping time effect
CN107222120B (en) The suppressing method of the double buck gird-connected inverter current over-zero distortion of three-phase
CN112311266B (en) Fault-tolerant method for open-winding motor bridge arm fault of double three-level inverter topology
CN111245271B (en) H-bridge five-level active neutral point clamped inverter and dead zone effect suppression method
He et al. A Four-Phase Interleaved Four-Switch Buck-Boost Converter with Smooth Mode Transition Strategy for Fuel Cell System
Luo et al. Common-mode voltage suppression strategy based on fast MPC for a five-level nested neutral point piloted converter
Chae et al. Carrier based PWM for reduced capacitor voltage ripple in three-phase three-switch buck-type rectifier system
CN110932583B (en) ZVS implementation method of current source type double three-phase permanent magnet synchronous motor driving system
Chae et al. Reduced current distortion of three-phase three-switch buck-type rectifier using carrier based PWM in EV traction battery charging systems
Sun et al. A five level dual buck full bridge inverter with neutral point clamp for grid connected PV application
Pham et al. A Three-Phase Isolated Rectifier using Current Unfolding and Active Damping Methods
CN113541520B (en) Modulation method of resonant direct-current link three-phase inverter based on SVPWM

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20210205

RJ01 Rejection of invention patent application after publication