CN112305485B - Method and device for correcting harmonic voltage measurement error of capacitor voltage transformer - Google Patents
Method and device for correcting harmonic voltage measurement error of capacitor voltage transformer Download PDFInfo
- Publication number
- CN112305485B CN112305485B CN202010976634.6A CN202010976634A CN112305485B CN 112305485 B CN112305485 B CN 112305485B CN 202010976634 A CN202010976634 A CN 202010976634A CN 112305485 B CN112305485 B CN 112305485B
- Authority
- CN
- China
- Prior art keywords
- harmonic
- load rate
- current load
- interval
- rate interval
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 51
- 238000005259 measurement Methods 0.000 title claims abstract description 41
- 239000003990 capacitor Substances 0.000 title claims abstract description 30
- 230000008569 process Effects 0.000 claims abstract description 14
- 230000006870 function Effects 0.000 claims description 39
- 238000012937 correction Methods 0.000 claims description 20
- 238000004590 computer program Methods 0.000 claims description 18
- 238000004364 calculation method Methods 0.000 claims description 9
- 238000012360 testing method Methods 0.000 description 14
- 238000010586 diagram Methods 0.000 description 5
- 238000012886 linear function Methods 0.000 description 5
- 238000012545 processing Methods 0.000 description 4
- 238000010998 test method Methods 0.000 description 4
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 230000008859 change Effects 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 238000012544 monitoring process Methods 0.000 description 2
- 230000035945 sensitivity Effects 0.000 description 2
- 238000007792 addition Methods 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000004422 calculation algorithm Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 238000004804 winding Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R35/00—Testing or calibrating of apparatus covered by the other groups of this subclass
- G01R35/02—Testing or calibrating of apparatus covered by the other groups of this subclass of auxiliary devices, e.g. of instrument transformers according to prescribed transformation ratio, phase angle, or wattage rating
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R15/00—Details of measuring arrangements of the types provided for in groups G01R17/00 - G01R29/00, G01R33/00 - G01R33/26 or G01R35/00
- G01R15/14—Adaptations providing voltage or current isolation, e.g. for high-voltage or high-current networks
- G01R15/16—Adaptations providing voltage or current isolation, e.g. for high-voltage or high-current networks using capacitive devices
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
- G01R19/0084—Arrangements for measuring currents or voltages or for indicating presence or sign thereof measuring voltage only
Abstract
The invention is suitable for the technical field of electrical measurement, and provides a method and a device for correcting harmonic voltage measurement errors of a capacitor voltage transformer, wherein the method comprises the following steps: acquiring the relative deviation of h-order harmonic detected by the CVT in the current load rate interval; judging whether the relative deviation of the h-th harmonic in the current load rate interval meets a preset deviation condition or not; if yes, calculating an error fitting function of the h-th harmonic in the current load rate interval according to the harmonic voltage error value of the h-th harmonic in the current load rate interval; if the current load rate interval of the h-order harmonic is not matched with the preset load rate interval, the current load rate interval of the h-order harmonic is divided, the load rate sub-interval is used as the current load rate interval of the h-order harmonic, the process is repeated, and finally the error fitting function corresponding to each harmonic in the segmented load rate interval is determined.
Description
Technical Field
The invention belongs to the technical field of electrical measurement, and particularly relates to a harmonic voltage measurement error correction method and device of a capacitor voltage transformer.
Background
A Capacitor Voltage Transformer (CVT) is widely used in high voltage measurement and protection of an electric power system by virtue of many advantages in performance. However, due to the existence of the stray capacitance effect inside the CVT, the measurement result without correction processing is not applicable, because the measurement result has a large error when the harmonic voltage is measured. However, in order to monitor the situation of harmonic pollution of a power system after a large number of nonlinear loads of current new energy, high-voltage direct-current transmission, electrified railways and the like are connected to the grid, a power grid company builds an electric energy quality online monitoring system covering a high-medium-voltage system, the scale of the system is enlarged year by year, most of voltage signals of a monitoring terminal of the system are taken from the secondary side of a CVT, and the problem of CVT harmonic measurement error cannot be avoided.
At present, approaches for correcting harmonic voltage measurement errors caused by CVT are mainly divided into modeling methods and testing methods. The modeling method is characterized in that a CVT harmonic equivalent model is built, a transfer function of the CVT is deduced, an error relation of the CVT at each harmonic frequency is simulated, correction of harmonic voltage measured on a secondary side of the CVT is achieved, the key point of the modeling method is determination of key parameters of the model, but the correction result reliability cannot be evaluated due to the fact that the correction result cannot be accurately obtained due to the limitation of the current technical conditions. The test rule is that a test platform is used for carrying out a high-voltage frequency sweep test on factory CVT harmonic measurement errors in a laboratory environment, and the measurement errors of each harmonic are determined according to input and output corresponding relations to carry out error correction. However, the requirements that the experimental conditions are the same as the operating conditions in the transformer substation cannot be met in the existing test, and if the actual measurement results are corrected by adopting the test results, a large error is inevitably caused, so that the situation that the error correction results are not ideal occurs.
Disclosure of Invention
In view of this, embodiments of the present invention provide a method and an apparatus for correcting a harmonic voltage measurement error of a capacitor voltage transformer, so as to solve a problem in the prior art that a harmonic voltage correction result is not ideal due to inconsistency between an experimental condition and an actual operating condition of a substation.
The first aspect of the embodiments of the present invention provides a method for correcting a harmonic voltage measurement error of a capacitor voltage transformer, including:
the method comprises the following steps: acquiring the relative deviation of h-order harmonic detected by the capacitive voltage transformer in the current load rate interval; the h is greater than 1;
step two: judging whether the relative deviation of the h-th harmonic in the current load rate interval meets a preset deviation condition or not;
step three: if the relative deviation of the h-th harmonic in the current load rate interval meets the preset deviation condition, calculating an error fitting function of the h-th harmonic in the current load rate interval according to the harmonic voltage error value of the h-th harmonic in the current load rate interval;
step four: if the relative deviation of the h-th harmonic in the current load rate interval does not meet the preset deviation condition, dividing the current load rate interval of the h-th harmonic to obtain at least two load rate subintervals, taking the load rate subintervals as the current load rate interval of the h-th harmonic, and repeatedly executing the first step to the fourth step.
A second aspect of the embodiments of the present invention provides a harmonic voltage measurement error correction apparatus for a capacitor voltage transformer, including:
the relative deviation calculation module is used for acquiring the relative deviation of the h-th harmonic detected by the capacitor voltage transformer in the current load rate interval; the h is greater than 1;
the condition judgment module is used for judging whether the relative deviation of the h-th harmonic in the current load rate interval meets a preset deviation condition or not;
the error fitting function calculation module is used for calculating an error fitting function of the h-th harmonic in the current load rate interval according to a harmonic voltage error value of the h-th harmonic in the current load rate interval if the relative deviation of the h-th harmonic in the current load rate interval meets a preset deviation condition;
and the interval updating module is used for dividing the current load rate interval of the h-th harmonic to obtain at least two load rate subintervals if the relative deviation of the h-th harmonic corresponding to the current load rate interval does not accord with a preset deviation condition, and repeatedly executing the process by taking the load rate subintervals as the current load rate interval of the h-th harmonic.
A third aspect of the embodiments of the present invention provides a terminal device, including a memory, a processor, and a computer program stored in the memory and executable on the processor, where the processor implements the steps of the method for correcting the harmonic voltage measurement error of the capacitor voltage transformer as described above when executing the computer program.
A fourth aspect of embodiments of the present invention provides a computer-readable storage medium storing a computer program which, when executed by a processor, implements the steps of the method for correcting the harmonic voltage measurement error of a capacitor voltage transformer as described above.
Compared with the prior art, the embodiment of the invention has the following beneficial effects: the embodiment calculates the relative deviation of each harmonic measured by the CVT corresponding to the full-segment load rate interval based on the phenomenon that the measurement errors of different harmonic frequency bands have different sensitivities to the change of the secondary side load rate, if the corresponding relative deviation of a certain harmonic in the full-segment load rate interval meets the preset deviation condition, calculating an error fitting function corresponding to the subharmonic in the whole section of load rate interval, otherwise dividing the whole section of load rate interval corresponding to the subharmonic, and carrying out relative deviation judgment on each subharmonic in the divided load rate subintervals, repeating the process, and finally determining an error fitting function of the load rate and the error corresponding to each load rate interval with each subharmonic voltage meeting a preset deviation condition, so that the problem of measurement error deviation caused by the difference between the load rate of the secondary side of the CVT and the actual operation in the test method is solved, and the accuracy of harmonic voltage error correction is improved.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the drawings required to be used in the embodiments or the prior art description will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings may be obtained according to these drawings without inventive labor.
Fig. 1 is a schematic flowchart of a method for correcting a harmonic voltage measurement error of a capacitive voltage transformer according to an embodiment of the present invention;
FIG. 2 is a schematic diagram of a process of modifying h-th harmonic voltage provided by an embodiment of the present invention by a method provided herein;
fig. 3 is a schematic diagram of a harmonic voltage measurement error correction apparatus of a capacitor voltage transformer according to an embodiment of the present invention;
fig. 4 is a schematic diagram of a terminal device according to an embodiment of the present invention.
Detailed Description
In the following description, for purposes of explanation and not limitation, specific details are set forth such as particular system structures, techniques, etc. in order to provide a thorough understanding of the embodiments of the invention. It will be apparent, however, to one skilled in the art that the present invention may be practiced in other embodiments that depart from these specific details. In other instances, detailed descriptions of well-known systems, devices, circuits, and methods are omitted so as not to obscure the description of the present invention with unnecessary detail.
In order to explain the technical means of the present invention, the following description will be given by way of specific examples.
In an embodiment, as shown in fig. 1, fig. 1 is a schematic flowchart illustrating a method for correcting a harmonic voltage measurement error of a capacitive voltage transformer provided in this embodiment, where the method includes:
the method comprises the following steps: acquiring the relative deviation of h-order harmonic detected by a capacitive voltage transformer in the current load rate interval; the h is greater than 1;
step two: judging whether the relative deviation of the h-th harmonic in the current load rate interval meets a preset deviation condition or not;
step three: if the relative deviation of the h-th harmonic in the current load rate interval meets the preset deviation condition, calculating an error fitting function of the h-th harmonic in the current load rate interval according to the harmonic voltage error value of the h-th harmonic in the current load rate interval;
step four: if the relative deviation of the h-th harmonic in the current load rate interval does not meet the preset deviation condition, dividing the current load rate interval of the h-th harmonic to obtain at least two load rate subintervals, taking the load rate subintervals as the current load rate interval of the h-th harmonic, and repeatedly executing the first step to the fourth step.
In this embodiment, the load capacity corresponding to the upper limit value of the initial load rate interval is the rated output capacity of the CVT, and can be determined according to the factory nameplate of the CVT to be tested, and at this time, the load rate η isU100%, the load capacity corresponding to the initial lower limit value is CVT no-load, and the load rate eta at the momentLIs 0.
Then, high-voltage frequency sweep error measurement is carried out under the conditions of the upper limit value and the lower limit value of the CVT load rate based on a test method, and the following points need to be noticed:
(1) in the test, the harmonic voltage content of 2 nd to 50 th order should be the same, and in the present embodiment, the harmonic voltage content may be 3%.
(2) The power factor of the test load is determined from the capacity of the rated output of the CVT and is not subsequently changed.
(a) When the rated output is less than or equal to 10VA, the test load power factor is 1;
(b) when the rated output >10VA, the trial load power factor is 0.8 (hysteresis).
And finally obtaining the harmonic voltage error value of the h-order harmonic voltage under the conditions of the upper limit value and the lower limit value of the load rate interval. The harmonic voltage error value is a difference between an actual harmonic voltage content and a harmonic voltage content measured by the CVT.
Further, the preset deviation condition is that the relative deviation is smaller than or equal to a deviation limit value, if the relative deviation of the h-order harmonic voltage in the load rate interval is smaller than or equal to the deviation limit value, the condition is determined to be met, and according to the harmonic voltage error value of the h-order harmonic meeting the condition and the corresponding load rate, the error fitting function corresponding to the h-order harmonic in the current load rate interval is determined.
On the other hand, if the relative deviation of the h-th harmonic voltage in the load rate interval is larger than the deviation limit value, dividing the current load rate interval of the h-th harmonic which does not meet the preset deviation condition, further judging the harmonic voltage error value of the h-th harmonic with the load rate interval divided again, and repeatedly executing the steps from one step to the fourth step until the error fitting function of all the segmented load rate intervals corresponding to each harmonic is obtained through calculation.
Preferably, the deviation limit may be 5%.
It can be known from the above embodiments that, in the present embodiment, based on the phenomenon that the measurement errors of different harmonic frequency bands have different sensitivities to the change of the secondary side load rate, the relative deviation of each harmonic measured by the CVT corresponding to the full-segment load rate interval is calculated, if the relative deviation of a certain harmonic in the full-segment load rate interval meets the preset deviation condition, calculating an error fitting function corresponding to the subharmonic in the full-segment load rate interval, otherwise dividing the full-segment load rate interval corresponding to the subharmonic, and carrying out relative deviation judgment on each subharmonic in the divided load rate subintervals, repeating the process, and finally determining an error fitting function of the load rate and the error corresponding to each load rate interval with each subharmonic voltage meeting a preset deviation condition, so that the problem of measurement error deviation caused by the difference between the load rate of the secondary side of the CVT and the actual operation in the test method is solved, and the accuracy of harmonic voltage error correction is improved.
In an embodiment, a specific implementation flow of step one in fig. 1 includes:
s201: obtaining a harmonic voltage error value corresponding to h-th harmonic detected by a target capacitive voltage transformer in a current load rate interval;
s202: and calculating the relative deviation of the h-order harmonic in the current load rate interval according to the harmonic voltage error value of the h-order harmonic in the current load rate interval.
In one embodiment, the harmonic voltage error value corresponding to the h-th harmonic in the current load rate interval includes a harmonic voltage error value of the h-th harmonic in the lower limit value of the current load rate interval and a harmonic voltage error value of the h-th harmonic in the upper limit value of the current load rate interval. The specific implementation flow of step S202 includes: by the formula
Calculating the relative deviation of the h-th harmonic in the current load rate interval;
in the formula (1), RED (h) represents the relative deviation of the h-th harmonic in the current load rate interval, and epsilonL(h) Represents the harmonic voltage error value of h-order harmonic under the condition of the lower limit value of the current load rate interval, epsilonU(h) And the harmonic voltage error value of the h-th harmonic under the condition of the upper limit value of the current load rate interval is represented.
In one embodiment, the error fitting function of the h harmonic in the current load rate interval is:
in the formula (2), epsilon (h) represents a harmonic voltage error value corresponding to the h-th harmonic in the current load rate interval, and epsilonL(h) Represents the harmonic voltage error value of h-order harmonic under the condition of the lower limit value of the current load rate interval, epsilonU(h) Represents the harmonic voltage error value, eta, of the h-th harmonic under the condition of the upper limit value of the current load rate intervalLLower limit, η, representing the current load factor intervalUAnd eta represents an upper limit value of the current load rate interval, and eta represents any load rate in the current load rate interval.
In the embodiment, for the load rate interval with RED of h-th harmonic being less than or equal to 5%, the error fitting function of the corresponding load rate and the harmonic voltage error in the load rate interval is calculated according to the formula (2).
In one embodiment, the specific implementation flow of step four in fig. 1 includes:
and dividing the current load rate interval into two load rate subintervals by taking the intermediate load value of the current load rate interval as a dividing value.
In this embodiment, the intermediate load value is the intermediate value of the load rate interval; namely, it is
In the formula (3), etaM,iA middle value representing a load rate section at the time of the ith section division; etaUThe upper limit value of the load rate interval is set; etaLThe lower limit value of the original load rate interval; i represents the division times of the interval, and the interval is increased once every time the interval is divided; h represents the harmonic order.
Specifically, for the harmonic wave which does not meet the preset deviation condition, adopting the idea of bisection, dividing the original load rate interval into two new load rate subintervals by the intermediate value of the original load rate interval, wherein the two new load rate subintervals of the original load rate interval comprise:
(1) with ηUAnd ηM,i(h) And constructing a new load rate interval 1, wherein the upper limit value of the interval is the upper limit value of the original load rate interval, and the lower limit value of the interval is the middle value of the original load rate interval.
(2) With ηM,i(h) And ηLAnd constructing a new load rate interval 2, wherein the upper limit value of the interval is the middle value of the original load rate interval, and the lower limit value of the interval is the lower limit value of the original load rate interval.
And further, taking the new load rate subinterval as the current load rate interval, and respectively calculating harmonic voltage error values corresponding to the h-th harmonic of the latest current load rate interval.
When the first step to the fourth step are executed again, a CVT error test of the middle value of the original load rate interval needs to be performed, that is, harmonic voltage error values corresponding to the upper and lower limit values of the current load rate interval (the sub-interval into which the original load rate interval is divided) are obtained. And then, the steps are repeated to judge the relation between the relative deviation of the harmonic voltage error value of the lower limit value and the upper limit value of each new load rate interval and the deviation limit value. And obtaining an error fitting function corresponding to each harmonic in all the divided load rate intervals until the relative deviation of all the load rate intervals of each harmonic division is smaller than or equal to the deviation limit value.
In this embodiment, the resulting error fitting function is a piecewise fitting linear function.
In an embodiment, an implementation procedure of the method for correcting the harmonic voltage measurement error of the capacitive voltage transformer provided by the embodiment of the present invention further includes:
s301: acquiring a secondary side load rate of a target capacitor voltage transformer in a target scene;
s302: determining an error fitting function corresponding to the secondary side load rate according to the load rate interval where the secondary side load rate is located;
s303: and determining a harmonic voltage error value corresponding to the secondary side load rate according to the error fitting function corresponding to the secondary side load rate, and correcting the harmonic voltage content rate measured by the target capacitor voltage transformer according to the harmonic voltage error value corresponding to the secondary side load rate.
In this embodiment, the target scene may be a substation.
In this embodiment, after the piecewise error fitting function of each harmonic of the CVT is obtained through the above test, when the CVT measurement errors of the same model are corrected, the corresponding harmonic voltage error value can be calculated according to the actual CVT secondary load factor and the piecewise error fitting function, and then corrected.
FIG. 2 shows a process schematic of the improvement of the h-th harmonic voltage by CVT measurement error correction, as shown in FIG. 2Drawing. The load rate eta of the h-th harmonic on the secondary side can be simply and rapidly found through the schematic diagram shown in fig. 2F(h) Lower corresponding error value epsilonF(h)。
In an embodiment, the specific implementation flow of S303 includes:
by the formula
Correcting the harmonic voltage measured by the target capacitive voltage transformer;
in the formula (4), HRUr(h) Harmonic voltage content, HRU, representing the modified h-th harmonicm(h) Represents the harmonic voltage content, epsilon, measured by the target capacitive voltage transformerF(h) And the harmonic voltage error value corresponding to the h-th harmonic under the secondary side load ratio is represented.
The method for correcting the harmonic voltage measurement error of the capacitor voltage transformer provided by the application is further explained by taking a CVT with a certain brand model of TYD110/√ 3-0.02H as an example. In order to simplify the process, only the 11 th harmonic with the largest measurement error is corrected, and other subharmonics are similar.
First, since the rated output of the CVT was 150VA, the power factor of the test load was selected to be 0.8 (hysteresis).
Then, an initial load rate interval upper limit value eta is obtained through a test methodUTest error ε at 100%U(11) 115%; lower limit etaLThe test error at 0% (no load) is εL(11)＝98％。
Then, a load factor interval [0,100 ] is calculated according to the formula (1)]RED (11) of (2) is 17.35%, and the value is greater than the deviation limit value by 5%, so that the initial load rate section is divided into load rate intermediate values η of the initial load rate sectionM,1(11) 50%, the harmonic voltage error value epsilonM,1(11) The results of the relative deviation of the newly divided load factor sections are as follows, 107%.
(a) The RED (11) of the load factor interval [50,100] is 4.55% ≦ 5%, so the fitted linear function for this interval is obtained according to equation (2) as: ε (11) — 0.18 × η + 116.
(b) Load factor interval [0,50]RED (11) ═ 7.48%>5%, it is necessary to set the load factor interval [0, 50%]Continuing to divide the load factor into intermediate values etaM,2(11) 25%, the harmonic voltage error value epsilonM,1(11)＝112％。
(c) When RED (11) of the newly divided load factor interval [25,50] is 4.67% or less and 5%, the fitted linear function of the interval is: ε (11) — 0.2 × η + 117.
(d) When RED (11) of the newly divided load factor interval [0,25] is 2.68% or less and 5%, the fitted linear function of the interval is: ε (11) — 0.12 × η + 115.
In summary, 3-segment linear function fitting can be used for the relation that the 11 th harmonic voltage measurement error of the CVT is influenced by the load factor, as shown in formula (5).
In this embodiment, a CVT of the same model is applied to a 110kV bus of a 220kV substation, the secondary load is measured, the sum of all windings is about 12VA, the load factor is 8%, and the load factor is substituted into formula (5), and at the load factor, the error of 11 th harmonic measured by the CVT is 114.04%, and then the correction is performed according to formula (4).
It should be understood that, the sequence numbers of the steps in the foregoing embodiments do not imply an execution sequence, and the execution sequence of each process should be determined by its function and inherent logic, and should not constitute any limitation to the implementation process of the embodiments of the present invention.
In an embodiment of the present invention, as shown in fig. 3, fig. 3 shows a structure of a harmonic voltage measurement error correction apparatus 100 of a capacitor voltage transformer provided in this embodiment, which includes:
a relative deviation calculating module 110, configured to obtain a relative deviation of the h-th harmonic detected by the capacitive voltage transformer in a current load rate interval; the h is greater than 1;
a condition determining module 120, configured to determine whether a relative deviation of the h-th harmonic in the current load rate interval meets a preset deviation condition;
an error fitting function calculation module 130, configured to calculate an error fitting function of the h-th harmonic in the current load rate interval according to a harmonic voltage error value of the h-th harmonic in the current load rate interval if a relative deviation of the h-th harmonic in the current load rate interval meets a preset deviation condition;
and the interval updating module 140 is configured to, if the relative deviation of the h-th harmonic in the current load rate interval does not meet a preset deviation condition, divide the current load rate interval of the h-th harmonic to obtain at least two load rate subintervals, and repeatedly execute the above process by using the load rate subinterval as the current load rate interval of the h-th harmonic.
In one embodiment, the relative deviation calculation module 110 includes:
the error acquisition unit is used for acquiring a harmonic voltage error value corresponding to the h-th harmonic detected by the target capacitor voltage transformer in the current load rate interval;
and the relative deviation calculation unit is used for calculating the relative deviation of the h-th harmonic in the current load rate interval according to the harmonic voltage error value of the h-th harmonic in the current load rate interval.
In one embodiment, the harmonic voltage error value corresponding to the h-th harmonic in the current load rate interval includes a harmonic voltage error value of the h-th harmonic under the condition of the lower limit value of the current load rate interval and a harmonic voltage error value of the h-th harmonic under the condition of the upper limit value of the current load rate interval;
the relative deviation calculation unit includes:
by the formula
Calculating the relative deviation of the h-th harmonic in the current load rate interval;
wherein RED (h) represents the relative deviation of h-th harmonic in the current load rate interval, epsilonL(h) Represents the harmonic voltage error value of h-order harmonic under the condition of the lower limit value of the current load rate interval, epsilonU(h) And the harmonic voltage error value of the h-th harmonic under the condition of the upper limit value of the current load rate interval is represented.
In one embodiment, the error fitting function of the h harmonic in the current load rate interval is:
wherein epsilon (h) represents the harmonic voltage error value corresponding to the h-th harmonic in the current load rate interval, epsilonL(h) Represents the harmonic voltage error value of h-order harmonic under the condition of the lower limit value of the current load rate interval, epsilonU(h) Represents the harmonic voltage error value, eta, of the h-order harmonic under the condition of the upper limit value of the current load rate intervalLLower limit, η, representing the current load factor intervalUAnd eta represents an upper limit value of the current load rate interval, and eta represents any load rate in the current load rate interval.
In one embodiment, the interval update module 140 includes:
and the interval dividing unit is used for dividing the current load rate interval into two load rate subintervals by taking the middle load value of the current load rate interval as a dividing value.
In one embodiment, the harmonic voltage measurement error correction apparatus of a capacitor voltage transformer further comprises:
the secondary side load rate acquisition module is used for acquiring the secondary side load rate of the target capacitor voltage transformer in a target scene;
the error fitting function determining module is used for determining an error fitting function corresponding to the secondary side load rate according to the load rate interval where the secondary side load rate is located;
and the error correction module is used for determining a harmonic voltage error value corresponding to the secondary side load rate according to an error fitting function corresponding to the secondary side load rate, and correcting the harmonic voltage content rate measured by the target capacitor voltage transformer according to the harmonic voltage error value corresponding to the secondary side load rate.
In one embodiment, the error correction module includes:
by the formula
Correcting the harmonic voltage measured by the target capacitive voltage transformer;
wherein, HRUr(h) Harmonic voltage content, HRU, representing the modified h-th harmonicm(h) Represents the harmonic voltage content, epsilon, measured by the target capacitive voltage transformerF(h) And the harmonic voltage error value corresponding to the h-th harmonic under the secondary side load ratio is represented.
Fig. 4 is a schematic diagram of a terminal device according to an embodiment of the present invention. As shown in fig. 4, the terminal device 4 of this embodiment includes: a processor 40, a memory 41 and a computer program 42 stored in said memory 41 and executable on said processor 40. The processor 40, when executing the computer program 42, implements the steps of the above-described method embodiments, such as the steps one to four shown in fig. 1. Alternatively, the processor 40, when executing the computer program 42, implements the functions of the modules/units in the above-mentioned device embodiments, such as the functions of the modules 110 to 140 shown in fig. 3.
The computer program 42 may be partitioned into one or more modules/units that are stored in the memory 41 and executed by the processor 40 to implement the present invention. The one or more modules/units may be a series of computer program instruction segments capable of performing specific functions, which are used to describe the execution process of the computer program 42 in the terminal device 4.
The terminal device 4 may be a desktop computer, a notebook, a palm computer, a cloud server, or other computing devices. The terminal device may include, but is not limited to, a processor 40, a memory 41. Those skilled in the art will appreciate that fig. 4 is merely an example of a terminal device 4 and does not constitute a limitation of terminal device 4 and may include more or fewer components than shown, or some components may be combined, or different components, e.g., the terminal device may also include input-output devices, network access devices, buses, etc.
The Processor 40 may be a Central Processing Unit (CPU), other general purpose Processor, a Digital Signal Processor (DSP), an Application Specific Integrated Circuit (ASIC), an off-the-shelf Programmable Gate Array (FPGA) or other Programmable logic device, discrete Gate or transistor logic, discrete hardware components, etc. A general purpose processor may be a microprocessor or the processor may be any conventional processor or the like.
The memory 41 may be an internal storage unit of the terminal device 4, such as a hard disk or a memory of the terminal device 4. The memory 41 may also be an external storage device of the terminal device 4, such as a plug-in hard disk, a Smart Media Card (SMC), a Secure Digital (SD) Card, a Flash memory Card (Flash Card), and the like, which are provided on the terminal device 4. Further, the memory 41 may also include both an internal storage unit and an external storage device of the terminal device 4. The memory 41 is used for storing the computer program and other programs and data required by the terminal device. The memory 41 may also be used to temporarily store data that has been output or is to be output.
It will be apparent to those skilled in the art that, for convenience and brevity of description, only the above-mentioned division of the functional units and modules is illustrated, and in practical applications, the above-mentioned function distribution may be performed by different functional units and modules according to needs, that is, the internal structure of the apparatus is divided into different functional units or modules to perform all or part of the above-mentioned functions. Each functional unit and module in the embodiments may be integrated in one processing unit, or each unit may exist alone physically, or two or more units are integrated in one unit, and the integrated unit may be implemented in a form of hardware, or in a form of software functional unit. In addition, specific names of the functional units and modules are only for convenience of distinguishing from each other, and are not used for limiting the protection scope of the present application. The specific working processes of the units and modules in the system may refer to the corresponding processes in the foregoing method embodiments, and are not described herein again.
In the above embodiments, the description of each embodiment has its own emphasis, and reference may be made to the related description of other embodiments for parts that are not described or recited in any embodiment.
Those of ordinary skill in the art will appreciate that the various illustrative elements and algorithm steps described in connection with the embodiments disclosed herein may be implemented as electronic hardware or combinations of computer software and electronic hardware. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the implementation. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present invention.
In the embodiments provided in the present invention, it should be understood that the disclosed apparatus/terminal device and method may be implemented in other ways. For example, the above-described embodiments of the apparatus/terminal device are merely illustrative, and for example, the division of the modules or units is only one type of logical function division, and other division manners may be available in actual implementation, for example, multiple units or components may be combined or integrated into another system, or some features may be omitted, or not executed. In addition, the shown or discussed mutual coupling or direct coupling or communication connection may be an indirect coupling or communication connection through some interfaces, devices or units, and may be in an electrical, mechanical or other form.
The units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one position, or may be distributed on multiple network units. Some or all of the units can be selected according to actual needs to achieve the purpose of the solution of the embodiment.
In addition, functional units in the embodiments of the present invention may be integrated into one processing unit, or each unit may exist alone physically, or two or more units are integrated into one unit. The integrated unit can be realized in a form of hardware, and can also be realized in a form of a software functional unit.
The integrated modules/units, if implemented in the form of software functional units and sold or used as separate products, may be stored in a computer readable storage medium. Based on such understanding, all or part of the flow of the method according to the embodiments of the present invention may also be implemented by a computer program, which may be stored in a computer-readable storage medium, and when the computer program is executed by a processor, the steps of the method embodiments may be implemented. . Wherein the computer program comprises computer program code, which may be in the form of source code, object code, an executable file or some intermediate form, etc. The computer-readable medium may include: any entity or device capable of carrying the computer program code, recording medium, usb disk, removable hard disk, magnetic disk, optical disk, computer Memory, Read-only Memory (ROM), Random Access Memory (RAM), electrical carrier wave signals, telecommunications signals, software distribution medium, etc. It should be noted that the computer-readable medium may contain suitable additions or subtractions depending on the requirements of legislation and patent practice in jurisdictions, for example, in some jurisdictions, computer-readable media may not include electrical carrier signals or telecommunication signals in accordance with legislation and patent practice.
The above-mentioned embodiments are only used for illustrating the technical solutions of the present invention, and not for limiting the same; although the present invention has been described in detail with reference to the foregoing embodiments, it will be understood by those of ordinary skill in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; such modifications and substitutions do not depart from the spirit and scope of the embodiments of the present invention, and they should be construed as being included therein.
Claims (9)
1. A harmonic voltage measurement error correction method of a capacitor voltage transformer is characterized by comprising the following steps: the method comprises the following steps: acquiring the relative deviation of h-order harmonic detected by the capacitive voltage transformer in the current load rate interval; the h is greater than 1; step two: judging whether the relative deviation of the h-order harmonic in the current load rate interval meets a preset deviation condition or not; step three: if the relative deviation of the h-th harmonic in the current load rate interval meets the preset deviation condition, calculating an error fitting function of the h-th harmonic in the current load rate interval according to the harmonic voltage error value of the h-th harmonic in the current load rate interval; step four: if the relative deviation of the h-th harmonic in the current load rate interval does not meet the preset deviation condition, dividing the current load rate interval of the h-th harmonic to obtain at least two load rate subintervals, taking the load rate subintervals as the current load rate interval of the h-th harmonic, and repeatedly executing the first step to the fourth step;
the error fitting function of the h-order harmonic in the current load rate interval is as follows:
wherein epsilon (h) represents the harmonic voltage error value corresponding to h-order harmonic in the current load rate interval, epsilonL(h) Represents the harmonic voltage error value of h-order harmonic under the condition of the lower limit value of the current load rate interval, epsilonU(h) Denotes that the h-th harmonic is inHarmonic voltage error value, η, at the upper limit of the front load factor intervalLLower limit value, eta, representing the current load factor intervalUAnd eta represents an upper limit value of the current load rate interval, and eta represents any load rate in the current load rate interval.
2. The method for correcting harmonic voltage measurement errors of a capacitor voltage transformer according to claim 1, wherein the obtaining of the relative deviation of the h-th harmonic detected by the target capacitor voltage transformer in the current load factor interval comprises:
obtaining a harmonic voltage error value corresponding to h-th harmonic detected by a target capacitive voltage transformer in a current load rate interval;
and calculating the relative deviation of the h-th harmonic in the current load rate interval according to the harmonic voltage error value of the h-th harmonic in the current load rate interval.
3. The method according to claim 2, wherein the harmonic voltage error value corresponding to the h-th harmonic in the current load factor interval includes a harmonic voltage error value of the h-th harmonic in the lower limit of the current load factor interval and a harmonic voltage error value of the h-th harmonic in the upper limit of the current load factor interval;
the calculating the relative deviation of the h-order harmonic in the current load rate interval according to the harmonic voltage error value of the h-order harmonic in the current load rate interval includes:
by the formula
Calculating the relative deviation of the h-th harmonic in the current load rate interval;
wherein RED (h) represents the relative deviation of h-th harmonic in the current load rate interval, epsilonL(h) Lower limit value of h-th harmonic in current load rate intervalHarmonic voltage error value of condition epsilonU(h) And the harmonic voltage error value of the h-th harmonic under the condition of the upper limit value of the current load rate interval is represented.
4. The method for correcting harmonic voltage measurement errors of a capacitor voltage transformer according to claim 1, wherein the dividing the current load factor interval of the h-th harmonic to obtain at least two load factor subintervals comprises:
and dividing the current load rate interval into two load rate subintervals by taking the intermediate load value of the current load rate interval as a dividing value.
5. The method for correcting harmonic voltage measurement errors of a capacitor voltage transformer of claim 1, further comprising:
acquiring a secondary side load rate of a target capacitor voltage transformer in a target scene;
determining an error fitting function corresponding to the secondary side load rate according to the load rate interval where the secondary side load rate is located;
and determining a harmonic voltage error value corresponding to the secondary side load rate according to the error fitting function corresponding to the secondary side load rate, and correcting the harmonic voltage content rate measured by the target capacitor voltage transformer according to the harmonic voltage error value corresponding to the secondary side load rate.
6. The method for correcting the harmonic voltage measurement error of the capacitor voltage transformer according to claim 5, wherein the correcting the harmonic voltage content rate measured by the target capacitor voltage transformer according to the harmonic voltage error value corresponding to the secondary side load factor comprises:
by the formula
Correcting the harmonic voltage measured by the target capacitor voltage transformer;
wherein, HRUr(h) Harmonic voltage content, HRU, representing the corrected h-th harmonicm(h) Represents the harmonic voltage content, epsilon, measured by the target capacitive voltage transformerF(h) And the harmonic voltage error value corresponding to the h-th harmonic under the secondary side load ratio is represented.
7. The utility model provides a harmonic voltage measurement error correcting unit of condenser voltage transformer which characterized in that includes:
the relative deviation calculation module is used for acquiring the relative deviation of the h-th harmonic detected by the capacitive voltage transformer in the current load rate interval; the h is greater than 1;
the condition judgment module is used for judging whether the relative deviation of the h-th harmonic in the current load rate interval meets a preset deviation condition or not;
the error fitting function calculation module is used for calculating an error fitting function of the h-th harmonic in the current load rate interval according to a harmonic voltage error value of the h-th harmonic in the current load rate interval if the relative deviation of the h-th harmonic in the current load rate interval meets a preset deviation condition;
the interval updating module is used for dividing the current load rate interval of the h-th harmonic wave to obtain at least two load rate subintervals if the relative deviation of the h-th harmonic wave corresponding to the current load rate interval does not accord with a preset deviation condition, and repeatedly executing the process by taking the load rate subintervals as the current load rate interval of the h-th harmonic wave;
the error fitting function of the h-order harmonic in the current load rate interval is as follows:
wherein epsilon (h) represents the harmonic voltage error value corresponding to h-order harmonic in the current load rate interval, epsilonL(h) Lower limit value of h-th harmonic in current load rate intervalHarmonic voltage error value of condition epsilonU(h) Represents the harmonic voltage error value, eta, of the h-th harmonic under the condition of the upper limit value of the current load rate intervalLLower limit value, eta, representing the current load factor intervalUAnd eta represents any load rate in the current load rate interval.
8. A terminal device comprising a memory, a processor and a computer program stored in the memory and executable on the processor, characterized in that the processor realizes the steps of the method according to any of claims 1 to 6 when executing the computer program.
9. A computer-readable storage medium, in which a computer program is stored which, when being executed by a processor, carries out the steps of the method according to any one of claims 1 to 6.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010976634.6A CN112305485B (en) | 2020-09-16 | 2020-09-16 | Method and device for correcting harmonic voltage measurement error of capacitor voltage transformer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010976634.6A CN112305485B (en) | 2020-09-16 | 2020-09-16 | Method and device for correcting harmonic voltage measurement error of capacitor voltage transformer |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112305485A CN112305485A (en) | 2021-02-02 |
| CN112305485B true CN112305485B (en) | 2022-07-19 |
Family
ID=74483272
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010976634.6A Active CN112305485B (en) | 2020-09-16 | 2020-09-16 | Method and device for correcting harmonic voltage measurement error of capacitor voltage transformer |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112305485B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113048871B (en) * | 2021-03-11 | 2022-04-05 | 中国人民解放军国防科技大学 | Harmonic component-based nonlinear real-time calibration method for capacitance displacement detection |
| CN113237575B (en) * | 2021-06-01 | 2022-11-08 | 中国计量大学 | Temperature sensor dynamic calibration method based on dual-temperature excitation |
| CN113589025A (en) * | 2021-07-07 | 2021-11-02 | 广东电网能源发展有限公司 | Electrical test calculation method, device, equipment and medium |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN203350323U (en) * | 2013-07-30 | 2013-12-18 | 武汉大学 | Capacitance-type voltage transformer applicable to high-voltage harmonic measurement |
| CN109085526A (en) * | 2018-07-20 | 2018-12-25 | 国网江苏省电力有限公司常州供电分公司 | Harmonic measuring method, apparatus and system based on capacitance type potential transformer |
| JP2019193318A (en) * | 2018-04-18 | 2019-10-31 | 新電元工業株式会社 | Harmonic measuring apparatus and individual operation detecting method using the same, individual operation detecting apparatus and distributed power supply system |
| CN110927651A (en) * | 2019-12-03 | 2020-03-27 | 国网江苏省电力有限公司常州供电分公司 | Method and system for testing capacitor voltage transformer |
| CN111551886A (en) * | 2020-04-16 | 2020-08-18 | 国网河南省电力公司电力科学研究院 | Harmonic voltage measurement error calculation method and device based on CVT capacitance current |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10901026B2 (en) * | 2018-09-18 | 2021-01-26 | Tci, Llc | Passive harmonic filter power quality monitor and communications device |
-
2020
- 2020-09-16 CN CN202010976634.6A patent/CN112305485B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN203350323U (en) * | 2013-07-30 | 2013-12-18 | 武汉大学 | Capacitance-type voltage transformer applicable to high-voltage harmonic measurement |
| JP2019193318A (en) * | 2018-04-18 | 2019-10-31 | 新電元工業株式会社 | Harmonic measuring apparatus and individual operation detecting method using the same, individual operation detecting apparatus and distributed power supply system |
| CN109085526A (en) * | 2018-07-20 | 2018-12-25 | 国网江苏省电力有限公司常州供电分公司 | Harmonic measuring method, apparatus and system based on capacitance type potential transformer |
| CN110927651A (en) * | 2019-12-03 | 2020-03-27 | 国网江苏省电力有限公司常州供电分公司 | Method and system for testing capacitor voltage transformer |
| CN111551886A (en) * | 2020-04-16 | 2020-08-18 | 国网河南省电力公司电力科学研究院 | Harmonic voltage measurement error calculation method and device based on CVT capacitance current |
Non-Patent Citations (2)
| Title |
|---|
| 电容式电压互感器在谐波背景下测量误差的分析;陈宜皇等;《电测与仪表》;20151225;第52卷(第24期);第89-96，100页 * |
| 电容式电压互感器谐波测量误差试验技术;乐健等;《电力系统自动化》;20160425;第40卷(第8期);第108-113页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112305485A (en) | 2021-02-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN112305485B (en) | Method and device for correcting harmonic voltage measurement error of capacitor voltage transformer | |
| CN113297797B (en) | XGBoost-based electronic transformer measurement error state evaluation method and device | |
| CN109270482B (en) | Online evaluation method for metering accuracy of voltage transformer and terminal equipment | |
| CN110045186B (en) | System harmonic impedance estimation method and system at power system common connection point | |
| CN109066650B (en) | Power system vulnerability assessment method and terminal equipment | |
| CN110244185A (en) | A kind of multi-source harmonic contributions division methods, terminal device and storage medium | |
| CN104931775A (en) | Network multi-functional three-phase electric energy meter possessing electric energy quality analysis function | |
| CN115113069A (en) | Estimation method of battery SOC and related device | |
| CN115840184A (en) | Voltage transformer operation error analysis method, medium and terminal | |
| CN114461618A (en) | Metering missing data completion method and device and terminal equipment | |
| CN116595395A (en) | Inverter output current prediction method and system based on deep learning | |
| CN115685046A (en) | Mutual inductor metering abnormity identification method, device, equipment and storage medium | |
| CN112444675B (en) | Harmonic superstandard early warning method, device, equipment and medium for power transmission network nodes | |
| CN113376564B (en) | Smart electric meter metering correction method and device based on data analysis and terminal | |
| CN112698260B (en) | CVT voltage sag measurement error correction method and system | |
| CN109670254B (en) | Interface position selection method and system for electromechanical transient and electromagnetic transient hybrid simulation | |
| CN111400649B (en) | Harmonic responsibility quantification method and device, computer equipment and storage medium | |
| CN109088413B (en) | Dynamic reactive power planning and site selection method and device for direct-current receiving-end power grid | |
| CN107832504B (en) | Method and system for simulating maximum conversion current of multi-terminal direct current system | |
| CN112968473A (en) | AC-DC hybrid power distribution network robust state estimation method and terminal equipment | |
| CN112733348A (en) | Hybrid power grid probability calculation method and device based on polynomial and maximum entropy model | |
| CN112305484B (en) | Method and device for judging harmonic measurement accuracy of capacitor voltage transformer | |
| CN114123164B (en) | Method and device for calculating short-circuit capacity of power system and terminal equipment | |
| CN115587287B (en) | Hidden danger troubleshooting method and device for electric energy meter and electric energy meter | |
| CN112818537B (en) | Photovoltaic grid-connected system stability analysis method and device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |