CN112233613A - Display panel assembly, display and operation device of gas turbine generator set - Google Patents

Display panel assembly, display and operation device of gas turbine generator set Download PDF

Info

Publication number
CN112233613A
CN112233613A CN202011177707.1A CN202011177707A CN112233613A CN 112233613 A CN112233613 A CN 112233613A CN 202011177707 A CN202011177707 A CN 202011177707A CN 112233613 A CN112233613 A CN 112233613A
Authority
CN
China
Prior art keywords
circuit
nand gate
gate
counter
resistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202011177707.1A
Other languages
Chinese (zh)
Other versions
CN112233613B (en
Inventor
高昆
李明
陈方
李争超
王山峰
周莉芳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AECC South Industry Co Ltd
Original Assignee
AECC South Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AECC South Industry Co Ltd filed Critical AECC South Industry Co Ltd
Priority to CN202011177707.1A priority Critical patent/CN112233613B/en
Publication of CN112233613A publication Critical patent/CN112233613A/en
Application granted granted Critical
Publication of CN112233613B publication Critical patent/CN112233613B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The invention discloses a display panel component and a display and operation device of a gas turbine generator set adopting the same, wherein a display panel A component converts a 5-bit SPI code into a 4-bit BCD signal and a 1-bit CLK clock signal by utilizing an optocoupler conversion circuit, one path of SPI code is directly output to a display panel B component to digitally display the working state of the gas turbine generator set, the other path of SPI code passes through a register circuit to latch data, the display panel B component controls the working state of the register circuit, the register circuit respectively transmits the signals to a memory circuit and a counter circuit according to time sequence requirements, the memory circuit drives a triode array circuit to generate a character display line control signal, the counter circuit generates a character display line control signal according to a time sequence control field effect tube array circuit, and the display panel B component displays fault signals of the gas turbine generator set, so that an operator can more intuitively, And accurately acquiring the working state of the gas turbine generator set.

Description

Display panel assembly, display and operation device of gas turbine generator set
Technical Field
The invention relates to the technical field of display of gas turbine generator sets, in particular to a display panel assembly, and in addition, the invention also particularly relates to a display and operation device of the gas turbine generator set adopting the display panel assembly.
Background
The gas turbine generator set mainly comprises a centrifugal compressor, a combustion chamber, a turbine, a speed reducer, a generator set, electronic accessories, cables and the like. The main working principle is that compressed air and fuel oil are mixed and combusted to drive a gas turbine to rotate and then drive a generator set to operate, so that 400Hz and 220V alternating currents are output and supplied to various electric equipment. The display and operation device is an important component of the gas turbine generator set and is a main device for visually checking the working condition of the generator set. Various switches, buttons, light signals (light emitting diodes) and display components are arranged on a control panel of the device and are used for operating the gas turbine generator set, displaying the working state information and the fault information of the generator set and the like. The signals and commands of the display and operation device are realized by mutual signal transmission among the control device, the connecting device and the like in the generator set, and an operator presses corresponding switches and buttons on the display and operation device according to actual requirements to start the generator set to operate according to corresponding processes and monitor the working condition of the generator set.
However, the existing display and operation device of the gas turbine generator set has the following problems:
1. the SPI code bears a working state signal and a fault signal of the generator set, and the conventional display and operation device cannot display the fault signal in a character form and the working state signal in a digital form;
2. the existing display and operation device is large in size and weight and cannot meet the portable requirement.
Disclosure of Invention
The invention provides a display panel assembly and a display and operation device of a gas turbine generator set adopting the same, which aim to solve the technical problem that the existing display and operation device cannot display fault signals in a character form and working state signals in a digital form.
According to an aspect of the present invention, there is provided a display panel assembly, comprising a display panel a assembly and a display panel B assembly, which are electrically connected, wherein the display panel a assembly is configured to convert a 5-bit SPI code output by a gas turbine generator set into a 4-bit BCD signal and a 1-bit CLK clock signal, and output a character display line control signal and a character display column control signal, and the display panel B assembly is configured to compile the 4-bit BCD signal and the 1-bit CLK clock signal output by the display panel a assembly into seven-segment codes for digital display, and simultaneously perform character display according to the character display line control signal and the character display column control signal;
the display panel A assembly comprises an optical coupling conversion circuit, a register circuit, a storage circuit, a counter circuit, a triode array circuit, a field effect transistor array circuit, a reset circuit and a first clock circuit, the optical coupling conversion circuit is respectively connected with the fuse and power panel assembly, the register circuit and the display panel B assembly, the register circuit is respectively connected with the display panel B assembly, the storage circuit and the counter circuit, the triode array circuit is respectively connected with the storage circuit and the display panel B assembly, the field effect transistor array circuit is respectively connected with the counter circuit and the display panel B assembly, the counter circuit and the reset circuit are also connected with the display panel B assembly, and the reset circuit and the first clock circuit are both connected with the storage circuit and the counter circuit;
the optocoupler conversion circuit is used for converting 5-bit SPI codes into 4-bit BCD signals and 1-bit CLK signal clock signals, one path of the converted 4-bit BCD signals and 1-bit CLK signal clock signals are output to a display panel B component, the other path of the converted 3-bit BCD-A \ B \ C signals are output to a register circuit, the register circuit is used for latching data, the display panel B component outputs characters to display and allow control signals to control the working state of the register circuit, the register circuit sends the BCD signals to the output end of a register according to the time sequence requirement and then respectively transmits the BCD signals to a memory circuit and a counter circuit, the memory circuit stores driving signals of a triode array circuit, the driving signals are used for controlling the working state of the triode array circuit, the triode array circuit is used for generating character display line control signals and outputting the character display line control signals to the display panel B component, the counter circuit is used for controlling the working state of the field effect transistor array circuit according to a time sequence, the field effect transistor array circuit is used for generating a character display column control signal and outputting the character display column control signal to the display panel B assembly, the reset circuit is used for providing reset signals for the memory circuit and the counter circuit, and the first clock circuit is used for providing clock signals for the memory circuit and the counter circuit.
Further, the optical coupler conversion circuit comprises a resistor R1, a capacitor C3, an optical coupler B1, a resistor R2 and a resistor R3, wherein a first end of the resistor R1 is connected with a fuse and power board assembly to access a five-bit SPI (serial peripheral interface) code, a second end of the resistor R1 is connected with a first end of the capacitor C3 and a No. 1 pin of the optical coupler B1 respectively, a second end of the capacitor C3 and a No. 2 pin of the optical coupler B1 are grounded, a No. 3 pin of the optical coupler B1 is suspended, a No. 4 pin of the optical coupler B1 is grounded, a No. 6 pin of the optical coupler B1 is connected with a first end of the resistor R2, a second end of the resistor R2 is grounded, a No. 5 pin of the optical coupler B1 is connected with a second end of the resistor R3, a display panel B assembly and a register circuit respectively, and a first end of the resistor R3;
when five SPI codes are high level, 5 pin ground connection of opto-coupler B1, opto-coupler B1 do not have the output, when five SPI codes are low level, 5V voltage is exported to 5 pin of opto-coupler B1 to convert the SPI code of +27V into the square wave signal that the amplitude is 5V, square wave signal's frequency and SPI code are the same.
Further, the register circuit comprises a 4-bit shift register U2, an 8-bit bus register U3, a nand gate U4, a nand gate U5, a nand gate U6, a nand gate U7 and a resistor R4, wherein the 4-bit shift register U2 and the 8-bit bus register U3 are both connected with the output end of the optical coupling conversion circuit to access a 3-bit BCD-a \ B \ C signal, the input end of the nand gate U4 and the input end of the nand gate U5 are both connected with the display panel B module, the output end of the nand gate U4 is connected with the input end of the nand gate U6, the output end of the nand gate U6 is connected with the clock end of the 4-bit shift register U2, the output end of the nand gate U5 is connected with the input end of the nand gate U7, the output end of the nand gate U7 is connected with the clock end of the 8-bit bus register U3, and the output end of the 4-;
the 3-bit BCD-A \ B \ C signal is input to the 4-bit shift register U2 in a parallel mode, the display panel B assembly outputs character display permission control signals to the input ends of the NAND gate U4 and the NAND gate U5, when the clock end of the 4-bit shift register U2 inputs a rising edge, data are transmitted to the output end of the 4-bit shift register U2 in parallel and are latched, in the next period, a new 3-bit BCD-A \ B \ C signal and the data output by the 4-bit shift register U2 are input to the 8-bit bus register U3 in parallel, and when the clock end of the 8-bit bus register U3 is a rising edge, the data are transmitted to the output end of the 8-bit bus register U3 in parallel.
Further, the memory circuit includes nand gate U8, nand gate U9, nand gate U10, nand gate U11, nand gate U12, resistor R5, resistor R6, resistor R7, resistor R8, transistor Q1, counter U13, counter U14, nand gate U15, nand gate U16, nand gate U17, nand gate U18, nand gate U19, memory U20, and memory U21, the inputs of the nand gate U8, nand gate U10, nand gate U15, and nand gate U15 are all connected to the output of the register circuit, the reset terminals of the counter U15 and the counter U15 are connected to the reset circuit, the clock terminal of the counter U15, the input terminal of the nand gate U15 is connected to the first clock circuit, the input terminals of the counter U15, the nand gate U15 and the output terminal of the nand gate U15 are all connected to the input terminal of the memory U15, pin No. 10 of the counter U14 is further connected to pin No. 6 of the counter U13, an output of the nand gate U8 is connected to an input of the nand gate U9, an output of the nand gate U10 is connected to an input of the nand gate U11, outputs of the not gate U9 and the not gate U11 are both connected to inputs of the nand gate U12, an output of the nand gate U12 is connected to a first end of a resistor R5, a second end of the resistor R5 is respectively connected to a first end of the resistor R6 and a base of the transistor Q1, a second end of the resistor R6 and an emitter of the transistor Q1 are both grounded, a collector of the transistor Q1 is respectively connected to a second end of the resistor R7, a pin No. 24 of the memory U20 and a pin No. 24 of the memory U21, a first end of the resistor R7 and a first end of the resistor R8 are both connected to the power supply and fuse board assembly for connecting to +5V, a second end of the resistor R8 is respectively connected to a pin No., the output ends of the memory U20 and the memory U21 are connected with the triode array circuit;
the 3-bit BCD-A \ B \ C signal is divided into two paths by a signal U3-Q1\ Q2\ Q3\ Q4\ Q5 generated by a register circuit, one path is converted into chip selection signals for controlling a memory U20 and a memory U21 through a logic gate circuit in cooperation with a triode Q1 so as to control the working states of the two memories, when the U3-Q1\ Q2\ Q3\ Q4\ Q5 are both 1, the triode Q1 is cut off, the memory U20 and the No. 24 pin input 1 of the memory U21 are both out of work, when any one of the U3-Q1\ Q2\ Q3\ Q4\ Q5 is 0, the triode Q1 is switched on, the No. 24 pin input 0 of the memory U20 and the No. 24 pin input 0 of the memory U21 are selected, and the two memories are allowed to work; the other path generates two address signals A6-A10 of the memories through five NAND gates, the counter U13 and the counter U14 are binary addition counters, when the clock signal U17-1Q is changed from 1 to 0, the counter U13 counts one-digit numbers, when the counter U13 counts 16 times, the counter U14 counts one-digit numbers, and therefore the two address signals A0-A5 of the memories are generated.
Further, the triode array circuit comprises 14 triode array unit circuits, each triode array unit circuit is connected with one output end of the memory circuit, each triode array unit circuit comprises a resistor R9, a triode Q2, a resistor R10, a resistor R11, a resistor R12 and a triode Q3, a first end of a resistor R9 is connected with one output end of the memory circuit, a second end of the resistor R9 is connected with a base of the triode Q2, a collector of a triode Q2 is connected with +5V voltage, an emitter of the triode Q2 is connected with a first end of a resistor R10, a second end of the resistor R10 is respectively connected with a first end of a resistor R11 and a base of the triode Q3, a second end of the resistor R11 and an emitter of the triode Q3 are both grounded, a collector of the triode Q3 is connected with a first end of a resistor R12, and a second end of a resistor R12 is connected with the display panel B assembly;
when a memory of the memory circuit outputs 1, the triode Q2 and the triode Q3 are conducted, the triode array unit circuit outputs 5V signals as character display line control signals to the display panel B assembly, when the memory outputs 0, the triode Q2 and the triode Q3 are cut off, and the triode array unit circuit does not output.
Furthermore, the display panel B assembly comprises a character display permission circuit, a character display circuit, a second clock circuit, an inverter circuit, a digital display control circuit and a digital display circuit, wherein the character display permission circuit, the inverter circuit, the second clock circuit and the character display circuit are all connected with the display panel A assembly, and the digital display control circuit is respectively connected with the display panel A assembly, the inverter circuit, the digital display circuit and the character display permission circuit;
the character display enable circuit is used for generating a character display enable control signal to the display panel A component to control the working state of the register, the inverting circuit is used for inverting the 4-bit BCD code, to isolate front-end interference and improve back-end driving capability, the second clock circuit is used to provide clock signals for the digital display control circuit, the digital display control circuit is used for controlling the working states of the digital display circuit and the character display permission circuit, after the digital display circuit finishes displaying, the digital display control circuit controls the character display permission circuit to start outputting a character display permission control signal to the display panel A component, the digital display circuit is used for displaying the working state of the gas turbine generator set in a digital form, the character display circuit is used for displaying the fault signal of the gas turbine generator set in a character mode.
Further, the digital display control circuit comprises a NAND gate U22, a NOT gate U23, a NAND gate U24, a NOT gate U25, a counter U26, a resistor R16, a capacitor C5, a NAND gate U30, a NOT gate U28, a counter U27, a NOT gate U29, a NOT gate U31, a NOT gate U32, a NOT gate U33, a NAND gate U33, a NOT gate U33, a NAND gate U36, the output end of the not gate U23 is connected with the input end of the NAND gate U24, the input end of the NAND gate U24 is further connected with an inverter circuit to be connected with inverted signals of BCD-C and BCD-D, the output end of the NAND gate U24 is connected with the input end of the NAND gate U25, the output end of the not gate U25 is connected with the reset end of the counter U26, the clock end of the counter U26 is further connected with a second clock circuit, the pin No. 10 of the counter U26 is respectively connected with the first end of the resistor R16 and the input end of the not gate U28, the output end of the not gate U28 is connected with the reset end of the counter U27, the second end of the resistor R16 is respectively connected with the first end of the capacitor C5 and the input end of the NAND gate U30, the second end of the capacitor C5 is grounded, the input end of the NAND gate U30 is further connected with the second clock circuit, the output end of the NAND gate U30 is connected with the input, the pin No. 10 of the counter U27 is connected with a character display enabling circuit to control the working state thereof, the input end of the NOT gate U27 is connected with the second clock circuit, the output ends of the NOT gate U27 are respectively connected with the input ends of the NAND gate U27 and the input ends of the NOT gate U27, the output ends of the NOT gate U27 are respectively connected with the input ends of the NAND gate U27, the input ends of the NAND gate U27 and the NAND gate U27 are also connected with six output ends of the counter U27 in a one-to one correspondence, the output ends of the NAND gate U27, the NAND gate U27 and the NAND gate U27 are also connected with six output ends of the NAND gate U27 in a one to one correspondence with the input ends of the, the output ends of the NAND gates U34, U36, U38, U40, U42 and U44 are respectively connected with the input ends of the NAND gates U35, U37, U39, U41, U43 and U45 in a one-to-one correspondence order, the input ends of the NAND gates U46, U48, U50, U52, U54 and U56 are respectively connected with the input ends of the NAND gates U47, U49, U51, U53, U55 and U57 in a one-to-one correspondence order, and the output ends of the NOT gates U35, U37, U39, U41 are connected with the output ends of the NOT gates U41 and the NOT gates U41 in a one-to-one correspondence order to display the working state;
clock signal UU15-2Q output by the second clock circuit generates data latch signals X11-X13, X18-X20, X1-X4, X7 and X8 of seven-segment decoder to a digital display circuit together with U26-Q1-U26-Q6 and U27-Q1-U27-Q6 output by the counter U26 and the counter U27 through two NOT gates, inverted signals of BCD-C and BCD-D control the working state of the counter U26 together with BCD-A, BCD-B and clock UU15-1Q, Q1-Q6 sequentially outputs 1 every time the counter U26 counts once, and UU15-2Q input by the second clock circuit is also 1, then X11-X13 and X18-X20 sequentially output 0, and the digital display circuit displays information \ C \ D \ C information; when the U26-Q1-U26-Q6 sequentially output 0, the digital display data is latched; when the counter U26 counts for 7 times, the No. 10 pin of the counter U26 outputs 1, the counting is stopped, all of U26-Q1-U26-Q6 output by the counter U26 are 0 and are latched, data latch signals X11-X13 and X18-X20 are output as 1, and corresponding digital display data are latched; when the counter U26 stops counting, the pin 10 of the counter U26 outputs 1, the output of the NOT gate U28 is 0, the counter U27 starts to work, when the pin 10 of the counter U27 outputs 1, the character display permission circuit is controlled to start to work, when the second clock circuit counts 12 times, the digital display circuit is latched, and when the inverted signals of the BCD-A, BCD-B, the clock UU15-1Q, the BCD-C and the BCD-D are all 1, the counter U26 and the counter U27 are reset, and counting is restarted.
Further, the character display enabling circuit comprises a not gate U58, a not gate U59, a not gate U60, a not gate U61, a not gate U62, a not gate U63, a not gate U64, a not gate U65, a not gate U66, a not gate U67, a not gate U68, a not gate U69, a not gate U70, a resistor R17, a capacitor C6, a not gate U71, a resistor R18, a capacitor C7, a not gate U72, a not gate U73, a not gate U74, a counter U75, a not gate U76, a not gate U77, a not gate U78 and a not gate U79, the inputs of the not gate U58 and the not gate U65 are connected with the display panel A assembly to receive the BCD-A signal, the inputs of the not gate U60 and the not gate U64 are connected with the display panel A assembly to receive the BCD-B signal, the input of the not gate U59 and the display panel A assembly is connected with the NOT gate U65 to receive the NOT gate U36D-B signal C65, the outputs of the not gate U58 and the not gate U59 are connected to the input of the nand gate U60, the output of the nand gate U60 is connected to the input of the nand gate U61, the output of the not gate U61 is connected to the input of the nand gate U62, the output of the nand gate U62 is connected to the input of the nand gate U63, the output of the not gate U64 is connected to the input of the nand gate U65, the output of the nand gate U65 is connected to the input of the nand gate U66, the output of the not gate U66 is connected to the input of the nand gate U68, the output of the not gate U67 is connected to the input of the nand gate U67, the output of the nand gate U67 is connected to the input of the nand gate U67, the first terminal of the resistor R67 and the input of the not gate U67 are connected to the pin No. 10 of the counter U67, the second terminal of the resistor R67 is connected to the first terminal of the capacitor C67 and the input of the nand gate U67 is connected to the uuq 361 clock, the output end of the nand gate U72 is connected to the input end of the nand gate U74, the output end of the not gate U74 is connected to the clock end of the counter U75, the output end of the not gate U73 is connected to the reset end of the counter U75, pin 7 of the counter U75 is connected to the input ends of the nand gate U62 and the nand gate U63, pin 11 of the counter U75 is connected to the input ends of the nand gate U68 and the nand gate U69, pin 1 of the counter U75 is connected to the input end of the nand gate U76, pin 3 of the counter U75 is connected to the input end of the nand gate U78, the input ends of the nand gate U78 and the nand gate U78 are further connected to the second clock circuit for receiving the clock UU 78-2Q, the output end of the nand gate U78 is connected to the input end of the nand gate U78, the nand gate U78 is connected, the second end of the resistor R17 is connected with the first end of the capacitor C6 and the input end of the NAND gate U71, respectively, the second end of the capacitor C6 is grounded, and the output ends of the NOT gate U77, the NOT gate U79 and the NAND gate U71 are used as the output ends of the character display permission circuit and are connected with the display panel A assembly.
Further, the digital display circuit comprises 12 digital display unit circuits, each digital display unit circuit is respectively connected with one output end of the digital display control circuit, the digital display unit circuit comprises a seven-segment code decoder U80, a resistor bank RN1, a resistor bank RN2 and a digital tube DS1, the input end of the seven-segment code decoder U80 is connected with an inverting circuit to access a 4-bit BCD-A \ B \ C \ D inverting signal, the input end of the seven-segment code decoder U80 is also connected with one output end of the digital display control circuit, the digital display control circuit controls whether data is latched or not, the seven-segment code decoder U80 encodes the 4-bit BCD-A \ B \ C \ D inverting signal into a seven-segment code and transmits the seven-segment code into the digital tube DS1 to control the digital tube DS1 to be turned on, the output end of the seven-segment code decoder U80 is respectively connected with the first ends of the resistor bank RN1 and the resistor bank RN2, the second ends of the resistor row RN1 and the resistor row RN2 are connected with the nixie tube DS1, and the resistor row RN1 and the resistor row RN2 play a role in limiting current;
when the output of the digital display control circuit is 1, the display of the nixie tube DS1 is locked, and when the output of the digital display control circuit is 0, the display content of the nixie tube DS1 changes along with the change of the input 4-bit BCD-A \ B \ C \ D inverted signal.
In addition, the invention also provides a display and operation device of the gas turbine generator set, which adopts the display board assembly.
The invention has the following effects:
the display panel assembly of the invention utilizes an optocoupler conversion circuit to convert 5-bit SPI codes output by a gas turbine generator set into 4-bit BCD signals and 1-bit CLK clock signals, one path of converted signals is directly output to a display panel B assembly, the display panel B assembly compiles the 4-bit BCD signals and the 1-bit CLK clock signals into seven-segment codes for digital display, the working state of the gas turbine generator set is displayed in a digital mode, the other path of 3-bit BCD-A \ B \ C signals is subjected to data latch through a register circuit, the working state of the register circuit is controlled by the display panel B assembly, the register circuit sends the BCD signals to the output end of a register according to the time sequence requirement and then respectively transmits the BCD signals to a memory circuit and a counter circuit, and the memory circuit stores driving signals of a triode array circuit to control the working state of the triode array circuit, the triode array circuit is used for generating a character display line control signal and outputting the character display line control signal to the display panel B assembly, the counter circuit controls the working state of the field effect transistor array circuit according to a time sequence, the field effect transistor array circuit is used for generating a character display column control signal, the display panel B assembly performs character display according to the character display line control signal and the character display column control signal, the fault signal of the gas turbine generator set is displayed in a character mode, the working state signal is displayed in a character display fault signal mode and a digital mode, operating personnel can acquire the working state of the gas turbine generator set more intuitively and accurately, and full guarantee is provided for the use safety of the gas turbine generator set.
In addition, the display and operation device of the gas turbine generator set has the advantages.
In addition to the objects, features and advantages described above, other objects, features and advantages of the present invention are also provided. The present invention will be described in further detail below with reference to the drawings.
Drawings
The accompanying drawings, which are incorporated in and constitute a part of this application, illustrate embodiments of the invention and, together with the description, serve to explain the invention and not to limit the invention. In the drawings:
fig. 1 is a schematic block diagram of a display and operation device of a gas turbine power plant according to a preferred embodiment of the present invention.
Fig. 2 is a schematic diagram of a voltage conversion module and an auxiliary circuit in the fuse and power board assembly of fig. 1 according to a preferred embodiment of the present invention.
Fig. 3 is a schematic diagram of signal transmission in the fuse and power board assembly of fig. 1 according to the preferred embodiment of the present invention.
Fig. 4 is a schematic block diagram of the display panel a assembly of fig. 1 according to the preferred embodiment of the present invention.
Fig. 5 is a schematic circuit structure diagram of the optical coupler conversion circuit in fig. 4 according to the preferred embodiment of the present invention.
Fig. 6 is a circuit configuration diagram of the register circuit in fig. 4 according to the preferred embodiment of the present invention.
FIG. 7 is a circuit diagram of the memory circuit of FIG. 4 in accordance with a preferred embodiment of the present invention.
Fig. 8 is a schematic circuit diagram of a triode array unit circuit included in the triode array circuit in fig. 4 according to a preferred embodiment of the invention.
Fig. 9 is a schematic circuit diagram of a fet array unit circuit included in the fet array circuit of fig. 4 according to a preferred embodiment of the present invention.
Fig. 10 is a schematic block diagram of the display panel B assembly of fig. 1 according to the preferred embodiment of the present invention.
Fig. 11 is a schematic circuit diagram of the digital display control circuit in fig. 10 according to the preferred embodiment of the present invention.
Fig. 12 is a schematic circuit diagram of the character display enable circuit of fig. 10 according to the preferred embodiment of the present invention.
Fig. 13 is a schematic circuit diagram of a digital display unit circuit included in the digital display circuit of fig. 10 according to a preferred embodiment of the present invention.
Fig. 14 is a schematic circuit diagram of a character display unit circuit included in the character display circuit of fig. 10 according to a preferred embodiment of the present invention.
Fig. 15 is an assembly structure view of a display and operation device of a gas turbine generator set according to a preferred embodiment of the present invention.
Description of the reference numerals
11. An insurance and power panel assembly; 12. a display panel A assembly; 13. a display panel B assembly; 14. a signal indicator panel assembly; 15. an upper panel assembly; 121. an optocoupler conversion circuit; 122. a register circuit; 123. a memory circuit; 124. a counter circuit; 125. a triode array circuit; 126. a field effect transistor array circuit; 127. a reset circuit; 128. a first clock circuit; 131. a character display enable circuit; 132. a character display circuit; 133. a second clock circuit; 134. an inverter circuit; 135. a digital display control circuit; 136. a digital display circuit.
Detailed Description
The embodiments of the invention will be described in detail below with reference to the accompanying drawings, but the invention can be embodied in many different forms, which are defined and covered by the following description.
As shown in fig. 1, a preferred embodiment of the present invention provides a display and operation device for a gas turbine generator set, comprising a fuse and power board assembly 11, a display board a assembly 12, a display board B assembly 13, a signal indication board assembly 14 and an upper board assembly 15, wherein the fuse and power board assembly 11 is connected with the gas turbine generator set, the display board a assembly 12, the signal indication board assembly 14 and the upper board assembly 15 respectively, and the display board a assembly 12 is further connected with the display board B assembly 13. The fuse and power board assembly 11 is used for converting the direct current voltage ViI of 18V-31V into the direct current voltage of +5V, and provides a path for signal transmission between the respective circuit board assemblies, the panel a assembly 12 for converting the 5-bit SPI code into the 4-bit BCD signal and the 1-bit CLK clock signal, and outputs character display line control signals and character display column control signals, the panel B module 13 is used to compile the 4-bit BCD signal and the 1-bit CLK clock signal outputted from the panel a module 12 into seven-segment codes for digital display, and simultaneously, displaying characters according to the character display row control signal and the character display column control signal, wherein the signal indication plate assembly 14 is used for indicating the working state of the gas turbine generator set according to the indication, the upper panel assembly 15 is used for inputting control signals to control the working state of the gas turbine generator set. The gas turbine generator set outputs 5 bits of SPI codes and unit state signals to the insurance and power panel component 11, wherein the 5 bits of SPI codes are transmitted to the display panel A component 12 through the insurance and power panel component 11, the unit state signals are transmitted to the signal indication panel component 14 through the insurance and power panel component 11, the signal indication panel component 14 controls corresponding light-emitting diodes to light up according to the unit state signals to indicate the working state of the gas turbine generator set, the display panel A component 12 converts the 5 bits of SPI codes into 4 bits of BCD signals and 1 bit of CLK clock signals, on one hand, the signals are directly output to the display panel B component 13, the display panel B component 13 compiles the 4 bits of BCD signals and the 1 bit of CLK clock signals into seven-segment codes to digitally display the working state of the gas turbine generator set, on the other hand, the display panel A component 12 outputs character display row control signals and character display column control signals to the display panel B component 13 after processing the 3 bits of BCD-A \ C signals, the display panel B assembly 13 performs character display according to the character display row control signal and the character display column control signal output by the display panel a assembly 12 to display a fault signal of the gas turbine generator set, and an operator can visually observe the display content of the display panel B assembly 13 and the signal indication panel assembly 14 to operate and control the upper panel assembly 15 to control the working state of the gas turbine generator set. It will be appreciated that the upper panel assembly 15 is equipped with switches, buttons for performing various operations on the gas turbine power plant.
It can be understood that, in the display and operation device of the gas turbine generator set of the embodiment, the display panel a component 12 is utilized to convert the 5-bit SPI code output by the gas turbine generator set into the 4-bit BCD signal and the 1-bit CLK clock signal, and on one hand, the display panel B component 13 directly outputs the 4-bit BCD signal and the 1-bit CLK clock signal to the display panel B component 13, and the display panel B component 13 compiles the 4-bit BCD signal and the 1-bit CLK clock signal into seven-segment codes for digital display, so as to display the working state of the gas turbine generator set in a digital form, on the other hand, the display panel a component 12 processes the 3-bit BCD-a \ B \ C signal and outputs the character display line control signal and the character display column control signal to the display panel B component 13, and the display panel B component 13 performs character display according to the character display line control signal and the character display column control, the operator can observe the content that display panel B subassembly 13 and signal indication board subassembly 14 show with the eye and control top panel assembly 15 to control gas turbine generating set's operating condition, through show fault signal with the character and show operating condition signal with digital form, be favorable to operating personnel to acquire gas turbine generating set's operating condition more directly perceived, accurately, provide the abundant guarantee for the security that gas turbine generating set used.
As shown in fig. 2, the fuse and power board assembly 11 includes a voltage conversion module U1, a capacitor C1, and a capacitor C2, wherein a positive input terminal of the voltage conversion module U1 is connected to a power supply to access a dc voltage vi, the dc voltage vi generally ranges from 18V to 31V, a negative input terminal of the voltage conversion module U1 is grounded, an output terminal of the voltage conversion module U1 outputs a +5V dc voltage, a positive terminal of the capacitor C1 is connected to the positive input terminal of the voltage conversion module U1, a negative terminal of the capacitor C1 is grounded, a positive terminal of the capacitor C2 is connected to the output terminal of the voltage conversion module U1, and a negative terminal of the capacitor C2 is grounded. The voltage conversion module U1 may convert the 18V to 31V dc voltage to +5V dc voltage to provide operating voltage for each board assembly. The capacitance value of the capacitor C1 is 50 muF, and the capacitance value of the capacitor C2 is 100 nF. As shown in fig. 3, the fuse and power board assembly 11 further includes a fuse and a printed strip, which are arranged in parallel, and signals input by the gas turbine generator set are output to each circuit board assembly after passing through the fuse and the printed strip, so as to provide a path for signal transmission between each circuit board and the gas turbine generator set.
The signalling panel assembly 14 is equipped with 13 leds, which indicate respectively different operating states of the gas turbine generator set, such as "generator ready", "generator set loaded", "hatch opened", etc., the specific circuit configuration being similar to the existing display and operating devices.
As shown in fig. 4, the display panel a assembly 12 includes an optical coupling conversion circuit 121, a register circuit 122, a memory circuit 123, a counter circuit 124, a triode array circuit 125, a fet array circuit 126, a reset circuit 127, and a first clock circuit 128, the optical coupling conversion circuit 121 is connected to the fuse and power panel assembly 11, the register circuit 122, and the display panel B assembly 13, the register circuit 122 is connected to the display panel B assembly 13, the memory circuit 123, and the counter circuit 124, the triode array circuit 125 is connected to the memory circuit 123 and the display panel B assembly 13, the fet array circuit 126 is connected to the counter circuit 124 and the display panel B assembly 13, the counter circuit 124 and the reset circuit 127 are also connected to the display panel B assembly 13, the reset circuit 127 and the first clock circuit 128 are both connected to the memory circuit 123, The counter circuit 124 is connected. The optical coupling conversion circuit 121 is configured to convert a 5-bit SPI code into a 4-bit BCD signal and a 1-bit CLK signal clock signal through an optical coupling, one path of the 4-bit BCD signal and the 1-bit CLK signal clock signal is output to the display panel B assembly 13, the other path of the 3-bit BCD-a \ B \ C signal is output to the register circuit 122, the register circuit 122 is configured to latch data, the display panel B assembly 13 outputs a character display permission control signal to control a working state of the register circuit 122, the register circuit 122 sends the BCD signal to an output end of a register according to a timing requirement, and then respectively transmits the BCD signal to the memory circuit 123 and the counter circuit 124, a driving signal of the triode array circuit 125 is stored in the memory circuit 123 and is configured to control a working state of the triode array circuit 125, and the triode array circuit 125 is configured to generate a character display line control signal and output to the display panel B assembly 13, the counter circuit 124 is used for controlling the working state of the fet array circuit 126 in accordance with the timing sequence, and the fet array circuit 126 is used for generating and outputting a character display column control signal to the display panel B assembly 13. The reset circuit 127 is used for providing reset signals for the memory circuit 123 and the counter circuit 124, and the first clock circuit 128 is used for providing clock signals for the memory circuit 123 and the counter circuit 124. The counter circuit 124, the reset circuit 127 and the first clock circuit 128 adopt the existing circuit structure, and the detailed circuit structure is not described herein.
As shown in fig. 5, the optical coupler conversion circuit 121 includes a resistor R1, a capacitor C3, an optical coupler B1, a resistor R2, and a resistor R3, a first end of the resistor R1 is connected to the fuse and power board assembly 11 to access the five-bit SPI code, a second end of the resistor R1 is connected to the first end of the capacitor C3 and the pin No. 1 of the optical coupler B1, a second end of the capacitor C3 and the pin No. 2 of the optical coupler B1 are grounded, the pin No. 3 of the optical coupler B1 is suspended, the pin No. 4 of the optical coupler B1 is grounded, the pin No. 6 of the optical coupler B1 is connected to the first end of the resistor R2, the second end of the resistor R2 is grounded, the pin No. 5 of the optical coupler B1 is connected to the second end of the resistor R3, the display board assembly 13, and the register circuit 122, and a first end of the resistor R3 is connected to the. When five SPI codes are high level, 5 pin ground connection of opto-coupler B1, opto-coupler B1 do not have the output, when five SPI codes are low level, 5V voltage is exported to 5 pin of opto-coupler B1 to convert the SPI code of +27V into the square wave signal that the amplitude is 5V, square wave signal's frequency and SPI code are the same. The resistance value of the resistor R1 is 2.4k omega, the capacitance value of the capacitor C3 is 3.3 mu F, the model number of the optocoupler B1 is CNY17F-1X007, the resistance value of the resistor R2 is 100k omega, and the resistance value of the resistor R3 is 6.2k omega.
As shown in fig. 6, the register circuit 122 includes a 4-bit shift register U2, an 8-bit bus register U3, a nand gate U4, a nand gate U5, a nand gate U6, a nand gate U7, a resistor R4, the 4-bit shift register U2 and the 8-bit bus register U3 are both connected with the output end of the optical coupler conversion circuit 121 (i.e. pin No. 5 of the optical coupler B1), to receive 3-bit BCD-A \ B \ C signal, the input end of NAND gate U4 and the input end of NAND gate U5 (i.e. pin No. 1 and pin No. 2) are connected with the display panel B component 13, the output end of the NAND gate U4 is connected with the input end of the NAND gate U6, the output end of the NAND gate U6 is connected with the clock end of the 4-bit shift register U2, the output end of the nand gate U5 is connected to the input end of the nand gate U7, the output end of the nand gate U7 is connected to the clock end of the 8-bit bus register U3, and the output end of the 4-bit shift register U2 is also connected to the input end of the 8-bit bus register U3. The 3-bit BCD-A \ B \ C signal is input to the 4-bit shift register U2 in parallel, the display panel B assembly 13 outputs character display permission control signals to the input ends of the NAND gate U4 and the NAND gate U5, when the clock end of the 4-bit shift register U2 inputs a rising edge, data are transmitted to the output end of the 4-bit shift register U2 in parallel and are latched, in the next period, a new 3-bit BCD-A \ B \ C signal and data output by the 4-bit shift register U2 are input to the 8-bit bus register U3 in parallel, and when the clock end of the 8-bit bus register U3 is a rising edge, the data are transmitted to the output end in parallel, namely, the data are output to a subsequent circuit for processing. The data of A6 bits (pin 21) of the 8-bit bus register U3 is irrelevant, so the data is actively lost during output.
As shown in fig. 7, the memory circuit 123 includes a nand gate U8, a nand gate U9, a nand gate U10, a nand gate U11, a nand gate U12, a resistor R5, a resistor R6, a resistor R7, a resistor R8, a transistor Q1, a counter U13, a counter U14, a nand gate U15, a nand gate U16, a nand gate U17, a nand gate U18, a nand gate U19, a memory U20, and a memory U21, wherein inputs of the nand gate U8, the nand gate U10, the nand gate U15, and the nand gate U15 are all connected to an output of the register circuit 122, a reset terminal of the counter U15 and the reset terminal of the counter U15 are connected to the reset circuit 127, an input terminal of the counter U15, a clock terminal of the nand gate U15 and an input terminal of the nand gate U15 and the nand gate U15 are all connected to the input terminal of the memory U15, pin No. 10 of the counter U14 is further connected to pin No. 6 of the counter U13, an output of the nand gate U8 is connected to an input of the nand gate U9, an output of the nand gate U10 is connected to an input of the nand gate U11, outputs of the not gate U9 and the not gate U11 are both connected to inputs of the nand gate U12, an output of the nand gate U12 is connected to a first end of a resistor R5, a second end of the resistor R5 is respectively connected to a first end of the resistor R6 and a base of the transistor Q1, a second end of the resistor R6 and an emitter of the transistor Q1 are both grounded, a collector of the transistor Q1 is respectively connected to a second end of the resistor R7, a pin No. 24 of the memory U20 and a pin No. 24 of the memory U21, a first end of the resistor R7 and a first end of the resistor R8 are both connected to the power supply and fuse board assembly 11 for connecting +5V, a second end of the resistor R8 is respectively connected to a pin No. 23, the output ends of the memory U20 and the memory U21 are connected to the triode array circuit 125. In addition, the memory circuit 123 further includes a capacitor C3 and a capacitor C4, a first terminal of the capacitor C3 is connected to a power supply terminal of the memory U20, a second terminal of the capacitor C3 is grounded, a first terminal of the capacitor C4 is connected to a power supply terminal of the memory U21, and a second terminal of the capacitor C4 is grounded. The 3-bit BCD-A \ B \ C signal is divided into two paths through a signal U3-Q1\ Q2\ Q3\ Q4\ Q5 generated by the register circuit 122, one path is converted into a chip selection signal for controlling the memory U20 and the memory U21 through a logic gate circuit in cooperation with a triode Q1 so as to control the working states of the two memories, when the U3-Q1\ Q2\ Q3\ Q4\ Q5 are all 1, the triode Q1 is cut off, the memory U20 and the No. 24 pin input 1 of the memory U21 do not work, and when any one of the U3-Q1\ Q2\ Q3\ Q4\ Q5 is 0, the triode Q1 is conducted, the memory U20 and the No. 24 input 0 of the memory U21 are selected, and the two memories are allowed to work; the other path generates two address signals A6-A10 of the memories through five NAND gates, the counter U13 and the counter U14 are binary addition counters, when the clock signal U17-1Q is changed from 1 to 0, the counter U13 counts one-digit numbers, when the counter U13 counts 16 times, the counter U14 counts one-digit numbers, and therefore the two address signals A0-A5 of the memories are generated. The model of the NAND gate U8 is CD4023BM, the model of the NAND gate U10, the model of the NAND gate U15, the model of the NAND gate U16, the model of the NAND gate U17, the model of the NAND gate U18 and the model of the NAND gate U19 are CD4011BM, the model of the NAND gate U9 and the model of the NAND gate U11 are CD4049BM, the model of the NAND gate U12 is CD4093BM, the model of the counter U13 and the counter U14 are MC14520BDWG, the resistances of the resistor R5 and the resistor R8 are 1k Ω, the resistance of the resistor R6 is 470 Ω, the resistance of the resistor R7 is 3.9k Ω, the model of the triode Q1 is MMBTA05, and the models of the memory U20 and the memory U21 are. The memories U20 and U21 are 2k × 8 bit PROMs in which driving signals for the word bank row circuits are stored.
The triode array circuit 125 comprises 14 triode array unit circuits, each triode array unit circuit is connected with one output end of the memory circuit 123, and the triode array circuit 125 is a word bank row driving circuit. As shown in fig. 8, the triode array unit circuit includes a resistor R9, a transistor Q2, a resistor R10, a resistor R11, a resistor R12, and a transistor Q3, wherein a first end of the resistor R9 is connected to an output terminal of the memory circuit 123, a second end of the resistor R9 is connected to a base of the transistor Q2, a collector of the transistor Q2 is connected to +5V, an emitter of the transistor Q2 is connected to a first end of the resistor R10, a second end of the resistor R10 is connected to a first end of the resistor R11 and a base of the transistor Q3, a second end of the resistor R11 and an emitter of the transistor Q3 are both grounded, a collector of the transistor Q3 is connected to a first end of the resistor R12, and a second end of the resistor R12 is connected to the panel B module 13. When a memory output 1 of the memory circuit 123 is detected, the transistor Q2 and the transistor Q3 are turned on, the transistor array unit circuit outputs a 5V signal as a character display line control signal to the display panel B module 13, and when the memory output 0 is detected, the transistor Q2 and the transistor Q3 are turned off, and the transistor array unit circuit does not output any signal. The resistance value of the resistor R9 is 3.9k omega, the resistance value of the resistor R10 is 330 omega, the resistance value of the resistor R11 is 910 omega, the resistance value of the resistor R12 is 510 omega, and the models of the triode Q2 and the triode Q3 are MMBTA 05. It is understood that a1 of the memory output refers to a high level and a0 of the memory output refers to a low level.
It can be understood that the invention controls the conduction or the cut-off of the triode by the high level or the low level output by the memory, thereby realizing the output control of the control signal of the character display line, and having very simple circuit structure and simple and reliable control logic.
The fet array circuit 126 includes 24 fet array unit circuits, each fet array unit circuit is connected to one output terminal of the counter circuit 124, and the fet array circuit 126 is a word bank column driving circuit. As shown in fig. 9, the fet array unit circuit includes a resistor R12, a resistor R14, a resistor R15, a transistor Q4, a fet Q5, and a diode D1, a first end of the resistor R13 is connected to the output terminal of the counter circuit 124, a second end of the resistor R13 is connected to the base of the transistor Q4, an emitter of the transistor Q4 is connected to the positive terminal of the diode D1, a negative terminal of the diode D1 is grounded, a collector of the transistor Q4 is connected to the second terminal of the resistor R14, a first end of the resistor R14 is connected to the second terminal of the resistor R15 and the gate of the fet Q5, a first end of the resistor R15 and a drain of the fet Q5 are connected to a voltage of +27V, and a source of the fet Q5 is connected to the panel B module 13. The output signal of the counter circuit 124 controls the operating state of the fet array unit circuit, when the counter circuit 124 outputs 1, the transistor Q4 and the fet Q5 are turned on, the fet array unit circuit outputs a 27V voltage signal as a character display column control signal to the panel B assembly 13, and when the counter circuit 124 outputs 0, the transistor Q4 and the fet Q5 are turned off, and the circuit has no output. The resistance value of the resistor R13 is 3.9k omega, the resistance value of the resistor R14 is 910 omega, the resistance value of the resistor R15 is 332 omega, the model of the triode Q4 is MMBTA05, and the model of the field effect transistor Q5 is Si2309 CDS.
It can be understood that the invention controls the on/off of the triode Q4 and the field effect transistor Q5 by the high/low level output by the counter circuit 124, and further controls the working state of the field effect transistor array circuit 126, thereby realizing the output control of the character display column control signal, and having very simple circuit structure and simple and reliable control logic.
As shown in fig. 10, the display panel B module 13 includes a character display enable circuit 131, a character display circuit 132, a second clock circuit 133, an inverter circuit 134, a digital display control circuit 135, and a digital display circuit 136, the character display enable circuit 131, the inverter circuit 134, the second clock circuit 133, and the character display circuit 132 are all connected to the display panel a module 12, and the digital display control circuit 135 is connected to the display panel a module 12, the inverter circuit 134, the digital display circuit 136, and the character display enable circuit 131, respectively. The character display enable circuit 131 is for generating a character display enable control signal to the panel a assembly 12 to control the operating state of the register, the inverter circuit 134 is for inverting the 4-bit BCD code, to isolate front-end interference and improve back-end driving capability, the second clock circuit 133 is used to provide clock signals to the digital display control circuit 135, the digital display control circuit 135 is used for controlling the working states of the digital display circuit 136 and the character display permission circuit 131, after the digital display circuit 136 is completely displayed, the digital display control circuit 135 controls the character display permission circuit 131 to start outputting the character display permission control signal to the display panel a component 12, the digital display circuit 136 is used for displaying the operating state of the gas turbine generator set in a digital form, the character display circuit 132 is used for displaying the fault signal of the gas turbine generator set in the form of characters. It is understood that the second clock circuit 133 and the inverting circuit 134 both adopt the existing circuit structure, for example, the inverting circuit 134 may use an inverter to implement the inverting function.
As shown in fig. 11, the digital display control circuit 135 includes a nand gate U22, a not gate U23, a nand gate U24, a not gate U25, a counter U26, a resistor R16, a capacitor C5, a nand gate U30, a not gate U28, a counter U27, a not gate U29, a not gate U31, a not gate U32, a not gate U33, a nand gate U33, a, the output end of the not gate U23 is connected to the input end (pin 8) of the NAND gate U24, the input ends (pin 1 and pin 2) of the NAND gate U24 are further connected to the inverter circuit 134 for receiving the inverted signals of BCD-C and BCD-D, the output end of the NAND gate U24 is connected to the input end of the NAND gate U25, the output end of the not gate U25 is connected to the reset end of the counter U26, the clock end of the counter U26 is further connected to the second clock circuit 133, pin 10 of the counter U26 is connected to the first end of the resistor R16 and the input end of the not gate U28, the output end of the not gate U28 is connected to the reset end of the counter U27, the second end of the resistor R16 is connected to the first end of the capacitor C5 and the input end of the NAND gate U30, the second end of the capacitor C5 is grounded, the input end of the NAND gate U30 is further connected to the second clock circuit 133, the input end of the NAND gate U36, the output end of the not gate U29 is connected with the clock end of the counter U27, the pin No. 10 of the counter U27 is connected with the character display enabling circuit 131 to control the working state thereof, the input end of the not gate U31 is connected with the second clock circuit 133, the output ends of the not gate U31 are respectively connected with the input end of the NAND gate U31 and the input end of the not gate U31, the output end of the not gate U31 is respectively connected with the NAND gate U31, the input ends of the NAND gate U31, the NAND gate U31 and the NAND gate U31 are respectively connected with the six output ends of the counter U31 in a one-to-one correspondence manner, the output ends of the not gate U31, the NAND gate U31, the, The inputs of nand gate U54 and nand gate U56 are also connected with six outputs of counter U27 in a one-to-one correspondence manner, the outputs of nand gate U34, nand gate U36, nand gate U38, nand gate U40, nand gate U42 and nand gate U44 are respectively connected with the inputs of nand gate U35, not gate U37, not gate U39, not gate U41, not gate U43 and not gate U45 in a one-to-one correspondence manner, the inputs of nand gate U46, nand gate U48, nand gate U50, nand gate U52, nand gate U54 and nand gate U56 are respectively connected with nand gate U47, not gate U47 and not gate U47, and the outputs of not gate U36136 are respectively connected with the output of not gate U47, not gate U47 and the non gate U36136 and the digital control circuit.
It can be understood that the clock signal UU15-2Q output by the second clock circuit 133, after passing through two non-gates, generates data latch signals X11-X13, X18-X20, X1-X4, X7, X8 to the digital display circuit 136 of the seven-segment decoder together with the counter U26, U26-Q1-U26-Q6, and U27-Q1-U27-Q6 output by the counter U27, and that the inverted signals of BCD-C and BCD-D, together with the BCD-A, BCD-B and the clock UU15-1Q, control the operating state of the counter U26, and that each time the counter U26 counts, Q1-Q6 sequentially outputs 1, and at the same time the UU15-2Q input by the second clock circuit 133 is also 1, then the digital display circuits X11-X13, X18-X20 sequentially output 0, and the digital display circuit 136 sequentially displays the digital display information of the seven-segment decoder a \ C \ D \ C \ Q. When Q1-Q6 output 0 in sequence, the nixie tube display data is latched. When the counter U26 counts 7 times, the pin No. 10 of the counter U26 outputs 1, the counting is stopped, all of U26-Q1-U26-Q6 output by the counter U26 are 0 and are latched, the data latch signals X11-X13 and X18-X20 are output as 1, and the corresponding nixie tube display data are latched. After the counter U26 stops counting, the pin 10 of the counter U26 outputs 1, the output of the not gate U28 is 0, the counter U27 starts to operate, and the specific operation of the counter U27 is the same as that of the counter U26, so the details are not repeated herein. In addition, when the pin No. 10 of the counter U27 outputs 1, the character display enable circuit 131 is controlled to start operating, that is, the character display enable circuit 131 is controlled to start operating after the digital display circuit 136 completes full display and latches. After the second clock circuit 133 counts 12 times, all the digital display circuits 136 are latched, and when the inverted signals of the BCD-A, BCD-B, the clock UU15-1Q, and the BCD-C and BCD-D are all set to 1, the counter U26 and the counter U27 are reset, and counting can be restarted.
The models of the nand gates U22 and U24 are CD4023BM, the models of the not gates U23, U25, U28, U29, U31, U32 and U33 are CD4049BM, the models of the nand gates U30 are CD4093BM, the models of the not gates U35, U37, U39, CD 40172 and U39, the models of CD 40172 counters are CD 40172, CD 39 and 39.
As shown in fig. 12, the character display enable circuit 131 includes a not gate U, a nand gate U, a not gate U, a nand gate U, a resistor R, a capacitor C, a nand gate U, a counter U, a nand gate U, a not gate U, a nand gate U, and a not gate U, wherein the inputs of the not gate U and the nand gate U are connected to the display panel a assembly 12 to receive a BCD-a signal, the inputs of the nand gate U and the not gate U are connected to the display panel a assembly 12 to receive a BCD-B signal, the inputs of the not gate U and the not gate U are connected to the display panel a assembly 12 to receive a BCD-C signal, the outputs of the not gate U58 and the not gate U59 are connected to the input of the nand gate U60, the output of the nand gate U60 is connected to the input of the nand gate U61, the output of the not gate U61 is connected to the input of the nand gate U62, the output of the nand gate U62 is connected to the input of the nand gate U63, the output of the not gate U64 is connected to the input of the nand gate U65, the output of the nand gate U65 is connected to the input of the nand gate U66, the output of the not gate U66 is connected to the input of the nand gate U68, the output of the not gate U67 is connected to the input of the nand gate U67, the output of the nand gate U67 is connected to the input of the nand gate U67, the first terminal of the resistor R67 and the input of the not gate U67 are connected to the pin No. 10 of the counter U67, the second terminal of the resistor R67 is connected to the first terminal of the capacitor C67, the input of the nand gate U67 is connected to the uuq 133, the second, an output end of the nand gate U72 is connected to an input end of the nand gate U74, an output end of the not gate U74 is connected to a clock end of the counter U75, an output end of the not gate U73 is connected to a reset end of the counter U75, pin 7 of the counter U75 is connected to input ends of the nand gate U62 and the nand gate U63, pin 11 of the counter U75 is connected to input ends of the nand gate U68 and the nand gate U69, pin 1 of the counter U75 is connected to an input end of the nand gate U76, pin 3 of the counter U75 is connected to an input end of the nand gate U78, input ends of the nand gate U78 and the nand gate U78 are further connected to the second clock circuit 133 to be connected to the clock UU 78-2Q, an output end of the nand gate U78 is connected to an input end of the nand gate U78, output end of the nand gate U78 is connected to a first resistor R, the second terminal of the resistor R17 is connected to the first terminal of the capacitor C6 and the input terminal of the nand gate U71, respectively, the second terminal of the capacitor C6 is grounded, and the output terminals of the not gate U77, the not gate U79 and the nand gate U71 are used as the output terminals of the character display enable circuit 131, which are connected to the register circuit 122 of the display panel a module 12, respectively. It will be appreciated that the character display allows pins 44, 16 and 17 of the XS8 port in the circuit 131 to be connected to pins 16 and 17 of the XS6 port in the register circuit 122 via the board-to-board connector.
The model of the not gate U58, the not gate U59, the not gate U61, the not gate U64, the not gate U66, the not gate U67, the not gate U73 and the not gate U73 is CD4049 73, the model of the not gate U73, the model of the NAND gate U73 is CD4023 73, the model of the NAND gate U73, the resistance R73 and the resistor R73 are 10k, the capacitance value of the capacitor C73 is 5.1nF, and the capacitance value of the capacitor C73 is 100 pF.
It is understood that during the digital display process, the pin 10 of the counter U27 outputs U27-10 as 0, the output of the counter U75 is all 0, the pin 44 of the XS8 outputs 1, the pin 16 and 17 of the XS8 outputs 0, the two register clock inputs of the register circuit 122 in the panel a module 12 are 0, the BCD code is not sent to the output of the register, the triode array circuit 125 and the fet array circuit 126 are not operated, and the character display circuit 132 in the panel B module 13 is not operated. When the digital display is finished, the U27-10 output by the pin No. 10 of the counter U27 is 1, and the counter U75 starts to work, wherein the working process comprises the following steps:
1. the pin output No. 1 of the counter U75 changes from 0 to 1, when the UU15-2Q input by the second clock circuit 133 is 1, the pin output No. 16 of the XS8 changes from 0 to 1, the register U2 in the register circuit 122 works, and the BCD code is sent to the output end of the register U2;
2. the 1 st pulse is input to the pin 14 of the counter U75, the pin 3 of the counter U75 changes from 0 to 1, the pin 16 of the XS8 changes from 1 to 0, the pin 17 of the XS8 changes from 0 to 1, the pin 44 of the XS8 outputs 1, the register U2 in the register circuit 122 does not work, the register U3 works, the input BCD signal is latched to the output end of the register U3, meanwhile, the RESET signal RESET1 output by the RESET circuit 127 is 1, and all subsequent circuits are RESET.
3. The 2 nd pulse is inputted to the 14 th pin of the counter U75, the 7 th pin of the counter U75 outputs 1, the 16 and 17 th pin of XS8 outputs 0, the RESET signal RESET1 outputted from the RESET circuit 127 changes to 0, the subsequent circuits operate, the character display circuit 132 on the panel B module 13 operates, and at the same time, a new BCD signal cannot enter the register in the panel a module 12, and character display is latched.
4. The counter U75 continues to count, and when the pin No. 4 of the counter U75 outputs 1, the counter U75 stops counting and the data at the output end is latched.
It is understood that the digital display circuit 136 includes 12 digital display unit circuits, and each digital display unit circuit is connected to one output terminal of the digital display control circuit 135. As shown in fig. 13, the digital display unit circuit includes a seven-segment code decoder U80, a resistor bank RN1, a resistor bank RN2, and a nixie tube DS1, wherein input terminals (pins 1 to 2, 6 to 7) of the seven-segment code decoder U80 are connected to an inverter circuit 134 to access inverted signals a1, B1, C1, and D1 of 4-bit BCD-a \ B \ C \ D, an input terminal (pin 5) of the seven-segment code decoder U80 is further connected to an output terminal of the digital display control circuit 135, the digital display control circuit 135 controls whether data is latched, and the seven-segment code decoder U80 is used for encoding/decoding the inverted signals of 4-bit BCD-a \ B C \ D into seven-segment codes (a-g), and transmitting the seven-segment codes (a-g) to the nixie tube DS1 to control lighting of the nixie tube DS 1. The output end of the seven-segment code decoder U80 is respectively connected with the first ends of the resistor row RN1 and the resistor row RN2, the second ends of the resistor row RN1 and the resistor row RN2 are connected with the nixie tube DS1, and the resistor row RN1 and the resistor row RN2 play a role in current limiting. Pin 3 of the seven-segment code decoder U80 is a lamp test signal terminal. When the X1-11 output by the digital display control circuit 135 is 1, the display of the nixie tube DS1 is locked, and when the X1-11 is 0, the display content of the nixie tube DS1 changes along with the change of the input 4-bit BCD-A \ B \ C \ D inverted signal. The model of the seven-segment code decoder U80 is CD4511BM, and the model of the nixie tube DS1 is DS11SM 430391N.
It is understood that the character display circuit 132 includes 10 character display unit circuits, and each character display unit circuit is connected to the triode array circuit 125 and the field effect transistor array circuit 126 respectively. As shown in fig. 14, the character display unit circuit includes a character tube U81, model 3JIC34, which includes 35 dot matrix LEDs in 7 rows by 5 columns, one character tube displaying one russian letter, all the LEDs in each row of the dot matrix being common to the cathode, and all the LEDs in each column being common to the anode. The cathode of each line of LED in the dot matrix LED is grounded through a triode Q3 in the triode array circuit 125, the on-off of the triode Q2 and the triode Q3 is determined by the output of a PROM memory with 2 Kx 8 bits, and thus, 2 PROMs with 2 Kx 8 bits control the line display of 10 character tubes; and the positive pole of each row in the lattice LED connects 27V power through the field effect tube Q5 in the field effect tube array circuit 126, the make-and-break of the field effect tube Q5 is controlled by the counter circuit 124, the field effect tube Q5 sends out the gating signal in parallel to light the LED lamp in this row, then control the next row of LED, send out the gating signal of the LED lamp in the next row, until 5 rows of LED lamps are scanned once, a Russian letter information is revealed and finished.
As shown in fig. 15, the fuse and power board assembly 11, the display board a assembly 12, the display board B assembly 13, the signal indication board assembly 14 and the upper board assembly 15 are integrated on a housing, the upper board assembly 15 is located at the top, the upper board assembly 15 is used as the upper cover of the housing, the display board a assembly 12, the display board B assembly 13, the signal indication board assembly 14 and the upper board assembly 15 are all located in the housing, wherein the signal indication board assembly 14 and the display board B assembly 13 are mounted closely under the upper board assembly 15, so that the display of the leds, the nixie tubes and the character tubes can be conveniently observed from the upper board assembly 15, the display board a assembly 12 is mounted closely under the display board B assembly 13, the signal transmission loop is shortened, the signal is prevented from being interfered from outside, and the fuse and power board assembly 11 is provided with a power module, the power is larger, so the installation position is far away from other circuit boards, and the interference is avoided. The overall dimension of the whole display and operation device is 236mm multiplied by 151mm multiplied by 172mm (length multiplied by width multiplied by height), the actual measurement of the weight is not more than 3.4kg, the volume is small, the weight is light, and the carrying is convenient. In addition, the display panel A assembly 12 and the display panel B assembly 13 are combined to form a display panel assembly, and the display panel assembly can be independently applied to a display device of a gas turbine generator set.
The above description is only a preferred embodiment of the present invention and is not intended to limit the present invention, and various modifications and changes may be made by those skilled in the art. Any modification, equivalent replacement, or improvement made within the spirit and principle of the present invention should be included in the protection scope of the present invention.

Claims (10)

1. A display panel assembly, characterized in that,
the display panel A assembly (12) and the display panel B assembly (13) are electrically connected, the display panel A assembly (12) is used for converting a 5-bit SPI code output by a gas turbine generator set into a 4-bit BCD signal and a 1-bit CLK clock signal and outputting a character display line control signal and a character display column control signal, and the display panel B assembly (13) is used for compiling the 4-bit BCD signal and the 1-bit CLK clock signal output by the display panel A assembly (12) into seven-segment codes for digital display and simultaneously performing character display according to the character display line control signal and the character display column control signal;
the display panel A assembly (12) comprises an optical coupling conversion circuit (121), a register circuit (122), a memory circuit (123), a counter circuit (124), a triode array circuit (125), a field effect transistor array circuit (126), a reset circuit (127) and a first clock circuit (128), the optical coupling conversion circuit (121) is respectively connected with a fuse and power panel assembly (11), the register circuit (122) and a display panel B assembly (13), the register circuit (122) is respectively connected with a display panel B assembly (13), the memory circuit (123) and the counter circuit (124), the triode array circuit (125) is respectively connected with the memory circuit (123) and the display panel B assembly (13), the field effect transistor array circuit (126) is respectively connected with the counter circuit (124) and the display panel B assembly (13), the counter circuit (124) and the reset circuit (127) are also connected with the display panel B assembly (13), the reset circuit (127) and the first clock circuit (128) are connected with the memory circuit (123) and the counter circuit (124);
the optical coupling conversion circuit (121) is used for converting 5-bit SPI codes into 4-bit BCD signals and 1-bit CLK signal clock signals, one path of the converted 4-bit BCD signals and 1-bit CLK signal clock signals are output to the display panel B component (13), the other path of the converted 3-bit BCD-A \ B \ C signals are output to the register circuit (122), the register circuit (122) is used for latching data, the display panel B component (13) outputs characters to display and allow control signals to control the working state of the register circuit (122), the register circuit (122) sends the BCD signals to the output end of the register according to the time sequence requirement and then respectively transmits the BCD signals to the memory circuit (123) and the counter circuit (124), the memory circuit (123) stores driving signals of the triode array circuit (125) and is used for controlling the working state of the triode array circuit (125), the triode array circuit (125) is used for generating character display row control signals and outputting the character display row control signals to the display panel B assembly (13), the counter circuit (124) is used for controlling the working state of the field effect transistor array circuit (126) according to time sequence, the field effect transistor array circuit (126) is used for generating character display column control signals and outputting the character display column control signals to the display panel B assembly (13), the reset circuit (127) is used for providing reset signals for the memory circuit (123) and the counter circuit (124), and the first clock circuit (128) is used for providing clock signals for the memory circuit (123) and the counter circuit (124).
2. The gas turbine power plant display and operation device of claim 1,
the optical coupler conversion circuit (121) comprises a resistor R1, a capacitor C3, an optical coupler B1, a resistor R2 and a resistor R3, wherein a first end of the resistor R1 is connected with a fuse and power board assembly (11) to access a five-bit SPI code, a second end of the resistor R1 is connected with a first end of the capacitor C3 and a No. 1 pin of the optical coupler B1 respectively, a second end of the capacitor C3 and a No. 2 pin of the optical coupler B1 are grounded, a No. 3 pin of the optical coupler B1 is suspended, a No. 4 pin of the optical coupler B1 is grounded, a No. 6 pin of the optical coupler B1 is connected with a first end of the resistor R2, a second end of the resistor R2 is grounded, a No. 5 pin of the optical coupler B1 is connected with a second end of the resistor R3, a display board assembly (13) and a register circuit (122) respectively, and a first end of the resistor R3 is connected with the fuse and power;
when five SPI codes are high level, 5 pin ground connection of opto-coupler B1, opto-coupler B1 do not have the output, when five SPI codes are low level, 5V voltage is exported to 5 pin of opto-coupler B1 to convert the SPI code of +27V into the square wave signal that the amplitude is 5V, square wave signal's frequency and SPI code are the same.
3. The gas turbine power plant display and operation device of claim 1,
the register circuit (122) comprises a 4-bit shift register U2, an 8-bit bus register U3, an NAND gate U4, an NAND gate U5, an NAND gate U6, an NAND gate U7 and a resistor R4, wherein the 4-bit shift register U2 and the 8-bit bus register U3 are both connected with the output end of the optical coupling conversion circuit (121) to be connected with 3-bit BCD-A \ B \ C signals, the input end of the NAND gate U4 and the input end of the NAND gate U5 are both connected with a display panel B assembly (13), the output end of the NAND gate U4 is connected with the input end of the NAND gate U6, the output end of the NAND gate U6 is connected with the clock end of the 4-bit shift register U2, the output end of the NAND gate U5 is connected with the input end of the NAND gate U7, the output end of the NAND gate U7 is connected with the clock end of the 8-bit bus register U3, and the output end of the 4;
the 3-bit BCD-A \ B \ C signal is input to the 4-bit shift register U2 in a parallel mode, the display panel B assembly (13) outputs character display permission control signals to the input ends of the NAND gate U4 and the NAND gate U5, when the clock end of the 4-bit shift register U2 inputs a rising edge, data are transmitted to the output end of the 4-bit shift register U2 in parallel and are latched, in the next period, a new 3-bit BCD-A \ B \ C signal and the data output by the 4-bit shift register U2 are input to the 8-bit bus register U3 in parallel, and when the clock end of the 8-bit bus register U3 is a rising edge, the data are transmitted to the output end in parallel.
4. The gas turbine power plant display and operation device of claim 1,
the memory circuit (123) comprises a NAND gate U8, a NAND gate U9, a NAND gate U10, a NAND gate U11, a NAND gate U12, a resistor R5, a resistor R6, a resistor R7, a resistor R8, a transistor Q1, a counter U13, a counter U14, a NAND gate U15, a NAND gate U16, a NAND gate U17, a NAND gate U18, a NAND gate U19, a memory U20 and a memory U21, wherein the inputs of the NAND gate U8, the NAND gate U10, the NAND gate U15, the NAND gate U16, the NAND gate U17 and the NAND gate U17 are all connected with the output of the register circuit (122), the reset terminals of the counter U17 and the counter U17 are connected with a reset circuit (127), the clock terminals of the counter U17 and the input terminals of the NAND gate U17 are connected with a first clock circuit (128), and the outputs of the counter U17, the NAND gate U17 and the NAND gate U17 are all connected with the, The input end of the memory U21 is connected, the pin No. 10 of the counter U14 is also connected with the pin No. 6 of the counter U13, the output end of the NAND gate U8 is connected with the input end of the NAND gate U9, the output end of the NAND gate U10 is connected with the input end of the NAND gate U11, the output ends of the NOT gate U9 and the NOT gate U11 are both connected with the input end of the NAND gate U12, the output end of the NAND gate U12 is connected with the first end of the resistor R5, the second end of the resistor R5 is respectively connected with the first end of the resistor R6 and the base of the transistor Q1, the second end of the resistor R6 and the emitter of the transistor Q1 are both grounded, the collector of the transistor Q1 is respectively connected with the second end of the resistor R7, the pin No. 24 of the memory U20 and the pin No. 24 of the memory U21, the first end of the resistor R7 and the first end of the resistor R867 are both connected with the fuse board assembly (11), The No. 23 pin of the memory U21 is connected, and the output ends of the memory U20 and the memory U21 are connected with the triode array circuit (125);
the 3-bit BCD-A \ B \ C signal is divided into two paths through a signal U3-Q1\ Q2\ Q3\ Q4\ Q5 generated by a register circuit (122), one path is converted into chip selection signals for controlling a memory U20 and a memory U21 through a logic gate circuit matched with a triode Q1 so as to control the working states of the two memories, when the U3-Q1\ Q2\ Q3\ Q4\ Q5 are all 1, the triode Q1 is cut off, the No. 24 pin of the memory U20 and the No. 24 pin of the memory U21 are input with 1, the two memories do not work, when any one of the U3-Q1Q 2\ Q3\ Q4\ Q5 is 0, the triode Q1 is conducted, the No. pin of the memory U20 and the memory U21 is input with 0, and the two memories are allowed to work; the other path generates two address signals A6-A10 of the memories through five NAND gates, the counter U13 and the counter U14 are binary addition counters, when the clock signal U17-1Q is changed from 1 to 0, the counter U13 counts one-digit numbers, when the counter U13 counts 16 times, the counter U14 counts one-digit numbers, and therefore the two address signals A0-A5 of the memories are generated.
5. The gas turbine power plant display and operation device of claim 1,
the triode array circuit (125) comprises 14 triode array unit circuits, each triode array unit circuit is connected with one output end of the memory circuit (123), the triode array unit circuit comprises a resistor R9, a triode Q2, a resistor R10, a resistor R11, a resistor R12 and a triode Q3, wherein the first end of the resistor R9 is connected with one output end of a memory circuit (123), the second end of the resistor R9 is connected with the base of the triode Q2, the collector of the triode Q2 is connected with +5V voltage, the emitter of the triode Q2 is connected with the first end of the resistor R10, the second end of the resistor R10 is respectively connected with the first end of the resistor R11 and the base of the triode Q3, the second end of the resistor R11 and the emitter of the triode Q3 are both grounded, the collector of the triode Q3 is connected with the first end of the resistor R12, and the second end of the resistor R12 is connected with a display panel B assembly (13);
when a memory output 1 of the memory circuit (123) is detected, the transistor Q2 and the transistor Q3 are conducted, the transistor array unit circuit outputs a 5V signal as a character display line control signal to the display panel B component (13), and when the memory output 0 is detected, the transistor Q2 and the transistor Q3 are cut off, and the transistor array unit circuit does not output the character display line control signal.
6. The gas turbine power plant display and operation device of claim 1,
the display panel B component (13) comprises a character display permission circuit (131), a character display circuit (132), a second clock circuit (133), an inverter circuit (134), a digital display control circuit (135) and a digital display circuit (136), wherein the character display permission circuit (131), the inverter circuit (134), the second clock circuit (133) and the character display circuit (132) are all connected with the display panel A component (12), and the digital display control circuit (135) is respectively connected with the display panel A component (12), the inverter circuit (134), the digital display circuit (136) and the character display permission circuit (131);
the character display permission circuit (131) is used for generating a character display permission control signal to a display panel A component (12) to control the working state of a register, the phase inversion circuit (134) is used for inverting the 4-bit BCD code to isolate front-end interference and improve rear-end driving capability, the second clock circuit (133) is used for providing a clock signal for the digital display control circuit (135), the digital display control circuit (135) is used for controlling the digital display circuit (136) and the working state of the character display permission circuit (131), after the digital display circuit (136) is completely displayed, the digital display control circuit (135) controls the character display permission circuit (131) to start outputting the character display permission control signal to the display panel A component (12), and the digital display circuit (136) is used for displaying the working state of the gas turbine generator set in a digital form, the character display circuit (132) is used for displaying the fault signal of the gas turbine generator set in a character form.
7. The gas turbine power plant display and operation device of claim 6,
the digital display control circuit (135) comprises a NAND gate U, a NOT gate U, a counter U, a resistor R, a capacitor C, a NAND gate U, a NOT gate U, a counter U, a NOT gate U, a NAND gate U, a NOT gate U, an input end of the NOT gate U is respectively connected with the display panel A component (12) and the second clock circuit (133) to be connected with a BCD-B, the output end of the not gate U23 is connected with the input end of the NAND gate U24, the input end of the NAND gate U24 is further connected with an inverter circuit (134) to be connected with the inverted signals of the BCD-C and the BCD-D, the output end of the NAND gate U24 is connected with the input end of the NAND gate U25, the output end of the not gate U25 is connected with the reset end of the counter U26, the clock end of the counter U26 is further connected with a second clock circuit (133), pin No. 10 of the counter U26 is respectively connected with the first end of a resistor R16 and the input end of a not gate U28, the output end of the not gate U28 is connected with the reset end of the counter U27, the second end of the resistor R16 is respectively connected with the first end of a capacitor C5 and the input end of the NAND gate U30, the second end of the capacitor C5 is grounded, the input end of the NAND gate U30 is further connected with the second clock circuit (133), the input end of the NAND gate U29 is connected with the output end, the No. 10 pin of the counter U27 is connected with a character display enabling circuit (131) to control the working state of the counter U27, the input end of the NOT gate U27 is connected with a second clock circuit (133), the output ends of the NOT gate U27 are respectively connected with the input ends of the NAND gate U27 and the input end of the NOT gate U27, the output ends of the NOT gate U27 are respectively connected with the input ends of the NAND gate U27, the input ends of the NOT gate U27, the NAND gate U27, the input ends of the NAND gate U27, the NAND gate U27 and the NAND gate U27 are respectively connected with the six output ends of the NAND gate U27, the output ends of the NAND gates U34, U36, U38, U40, U42 and U44 are respectively connected with the input ends of the NAND gates U35, U37, U39, U41, U43 and U45 in a one-to-one correspondence order, the input ends of the NAND gates U46, U48, U50, U52, U54 and U56 are respectively connected with the input ends of the NAND gates U47, U49, U51, U53, U55 and U57 in a one-to-one correspondence order, and the output ends of the NOT gates U35, U37, U39, U41 are connected with the output ends of the NOT gates U136 in a one-to-one order;
after passing through two NOT gates, a clock signal UU15-2Q output by the second clock circuit (133) generates data latch signals X27-X27, X27 and X27-Q27 of a seven-section decoder to a digital display circuit (136) together with a counter U26 and U26-Q1-U26-Q6 and U27-Q1-U27-Q27 output by a counter U27, inverted signals of BCD-C and BCD-D control the working state of the counter U27 together with the BCD-27-B and the clock UU 27-1Q, the counter U27 counts once each time, the Q27-Q27 sequentially outputs 1, and meanwhile the UU 27-2Q input by the second clock circuit (133) is also 1, and then the information \ C \ D \ C of the counter U27-X27, X27-X27 and the digital display circuit (136A) sequentially displays the information; when the U26-Q1-U26-Q6 sequentially output 0, the digital display data is latched; when the counter U26 counts for 7 times, the No. 10 pin of the counter U26 outputs 1, the counting is stopped, all of U26-Q1-U26-Q6 output by the counter U26 are 0 and are latched, data latch signals X11-X13 and X18-X20 are output as 1, and corresponding digital display data are latched; when the counter U26 stops counting, the pin 10 output 1 of the counter U26, the output of the NOT gate U28 is 0, the counter U27 starts to work, when the pin 10 output 1 of the counter U27 controls the character display enable circuit (131) to work, when the second clock circuit (133) counts 12 times, the digital display circuit (136) is latched, and when the inverted signals of the BCD-A, BCD-B, the clock UU15-1Q, the BCD-C and the BCD-D are all 1, the counter U26 and the counter U27 are reset, and counting is restarted.
8. The gas turbine power plant display and operation device of claim 6,
the character display enabling circuit (131) comprises a NOT gate U58, a NOT gate U59, a NOT gate U60, a NOT gate U61, a NAND gate U62, a NAND gate U63, a NOT gate U64, a NAND gate U65, a NOT gate U66, a NOT gate U67, a NAND gate U68, a NAND gate U69, a NAND gate U70, a resistor R17, a capacitor C6, a NAND gate U71, a resistor R18, a capacitor C7, a NAND gate U72, a NAND gate U73, a NAND gate U74, a counter U75, a NAND gate U76, a NOT gate U77, a NAND gate U78 and a NOT gate U79, wherein the inputs of the NOT gate U58 and the NAND gate U65 are connected with the display panel A assembly (12) to receive a BCD-A signals, the inputs of the NAND gate U60 and the NOT gate U64 are connected with the display panel A assembly (12) to receive BCD-B signals, the NOT gate U59 and the display panel A assembly (72) to receive the BCD-A signals, the input of the display panel (65) and the NOT gate U65) are connected, the outputs of the not gate U58 and the not gate U59 are connected to the input of the nand gate U60, the output of the nand gate U60 is connected to the input of the nand gate U61, the output of the not gate U61 is connected to the input of the nand gate U62, the output of the nand gate U62 is connected to the input of the nand gate U63, the output of the not gate U64 is connected to the input of the nand gate U65, the output of the nand gate U65 is connected to the input of the nand gate U66, the output of the not gate U66 is connected to the input of the nand gate U68, the output of the not gate U67 is connected to the input of the nand gate U67, the output of the nand gate U67 is connected to the input of the nand gate U67, the first end of the resistor R67 and the input of the not gate U67 are connected to pin No. 10 of the counter U67, the second end of the resistor R67 is connected to the first end of the capacitor C67 and the input of the nand gate U67, the capacitor C67 is connected to the ground, the, the output end of the nand gate U72 is connected to the input end of the nand gate U74, the output end of the not gate U74 is connected to the clock end of the counter U75, the output end of the not gate U73 is connected to the reset end of the counter U75, pin 7 of the counter U75 is connected to the input ends of the nand gate U62 and the nand gate U63, pin 11 of the counter U75 is connected to the input ends of the nand gate U68 and the nand gate U69, pin 1 of the counter U75 is connected to the input end of the nand gate U76, pin 3 of the counter U75 is connected to the input end of the nand gate U78, the input ends of the nand gate U78 and the nand gate U78 are further connected to the second clock circuit (133) for receiving the clock UU 78-2Q, the output end of the nand gate U78 is connected to the input end of the nand gate U78, the output end of the nand gate U, the second end of the resistor R17 is respectively connected with the first end of the capacitor C6 and the input end of the NAND gate U71, the second end of the capacitor C6 is grounded, and the output ends of the NOT gate U77, the NOT gate U79 and the NAND gate U71 are used as the output ends of the character display permission circuit (131) and are all connected with the display panel A assembly (12).
9. The gas turbine power plant display and operation device of claim 6,
the digital display circuit (136) comprises 12 digital display unit circuits, each digital display unit circuit is respectively connected with one output end of a digital display control circuit (135), each digital display unit circuit comprises a seven-segment code decoder U80, a resistor bank RN1, a resistor bank RN2 and a digital tube DS1, the input end of the seven-segment code decoder U80 is connected with an inverting circuit (134) to be connected with an inverting signal of 4-bit BCD-A \ B \ C \ D, the input end of the seven-segment code decoder U80 is also connected with one output end of the digital display control circuit (135), the digital display control circuit (135) controls whether data are latched, the seven-segment code decoder U80 encodes the 4-bit BCD-A \ B \ C \ D inverting signal into seven-segment code and transmits the seven-segment code into the digital tube DS1 to control the illumination of the digital tube DS1, and the output ends of the seven-segment code decoder U80 are respectively connected with the resistor bank RN1, The first ends of the resistor row RN2 are connected, the second ends of the resistor row RN1 and the resistor row RN2 are connected with the nixie tube DS1, and the resistor row RN1 and the resistor row RN2 play a role in limiting current;
when the output of the digital display control circuit (135) is 1, the display of the nixie tube DS1 is locked, and when the output of the digital display control circuit (135) is 0, the display content of the nixie tube DS1 changes along with the change of the input inverted signal of 4-bit BCD-A \ B \ C \ D.
10. A display and operation device for a gas turbine generator set, characterized in that a display panel assembly according to any one of claims 1 to 9 is used.
CN202011177707.1A 2020-10-29 2020-10-29 Display panel assembly, display and operation device of gas turbine generator set Active CN112233613B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202011177707.1A CN112233613B (en) 2020-10-29 2020-10-29 Display panel assembly, display and operation device of gas turbine generator set

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202011177707.1A CN112233613B (en) 2020-10-29 2020-10-29 Display panel assembly, display and operation device of gas turbine generator set

Publications (2)

Publication Number Publication Date
CN112233613A true CN112233613A (en) 2021-01-15
CN112233613B CN112233613B (en) 2021-08-06

Family

ID=74110689

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202011177707.1A Active CN112233613B (en) 2020-10-29 2020-10-29 Display panel assembly, display and operation device of gas turbine generator set

Country Status (1)

Country Link
CN (1) CN112233613B (en)

Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1043447A (en) * 1963-05-29 1966-09-21 Standard Telephones Cables Ltd Pulse code signalling system
US4215343A (en) * 1979-02-16 1980-07-29 Hitachi, Ltd. Digital pattern display system
CN1073020A (en) * 1991-12-04 1993-06-09 福建师范大学 Interface circuit for numeric code converting timer control
CN1344438A (en) * 1998-08-14 2002-04-10 夸尔柯姆股份有限公司 Partitioned deinterleaver memory for MAP decoder
JP2002372398A (en) * 2001-06-18 2002-12-26 Teijin Seiki Co Ltd Locking device for object to be locked
CN1536944A (en) * 2003-04-09 2004-10-13 ��ʽ����뵼����Դ�о��� Display device and equipment using the same
CN101021726A (en) * 2007-03-15 2007-08-22 中国科学院测量与地球物理研究所 Superconducting gravimeter double-temperature refrigerating expander intelligent monitor
CN101192058A (en) * 2006-11-27 2008-06-04 哈尔滨工业大学 Millisecond class real-time computer system monitoring apparatus
CN101499242A (en) * 2008-01-28 2009-08-05 联咏科技股份有限公司 Horizontal drive device, driving device and correlated sequence type transmission circuit apparatus
CN102900543A (en) * 2012-09-27 2013-01-30 哈尔滨工程大学 Micro calibrating device for electron speed regulator of diesel engine
CN103269345A (en) * 2013-05-30 2013-08-28 沈阳师范大学 Intelligent display device and method based on Modbus protocol
CN103885375A (en) * 2014-03-25 2014-06-25 沈阳航天新光集团有限公司 Console displaying and monitoring system
CN105548681A (en) * 2016-02-02 2016-05-04 林纪秋 Method and device for measurement of power factors
CN107229270A (en) * 2017-06-02 2017-10-03 中国航发南方工业有限公司 Power control box Auto-Test System
CN107851937A (en) * 2015-08-13 2018-03-27 英特尔公司 pin area crosstalk mitigation
CN108987185A (en) * 2018-07-23 2018-12-11 深圳市智维兴科技有限公司 A kind of multi-channel DC relay conducting control technology
CN109066628A (en) * 2018-09-05 2018-12-21 南京志卓电子科技有限公司 It is a kind of according to instruction hardware realization multi-level output current-limiting circuit

Patent Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1043447A (en) * 1963-05-29 1966-09-21 Standard Telephones Cables Ltd Pulse code signalling system
US4215343A (en) * 1979-02-16 1980-07-29 Hitachi, Ltd. Digital pattern display system
CN1073020A (en) * 1991-12-04 1993-06-09 福建师范大学 Interface circuit for numeric code converting timer control
CN1344438A (en) * 1998-08-14 2002-04-10 夸尔柯姆股份有限公司 Partitioned deinterleaver memory for MAP decoder
JP2002372398A (en) * 2001-06-18 2002-12-26 Teijin Seiki Co Ltd Locking device for object to be locked
CN1536944A (en) * 2003-04-09 2004-10-13 ��ʽ����뵼����Դ�о��� Display device and equipment using the same
CN101192058A (en) * 2006-11-27 2008-06-04 哈尔滨工业大学 Millisecond class real-time computer system monitoring apparatus
CN101021726A (en) * 2007-03-15 2007-08-22 中国科学院测量与地球物理研究所 Superconducting gravimeter double-temperature refrigerating expander intelligent monitor
CN101499242A (en) * 2008-01-28 2009-08-05 联咏科技股份有限公司 Horizontal drive device, driving device and correlated sequence type transmission circuit apparatus
CN102900543A (en) * 2012-09-27 2013-01-30 哈尔滨工程大学 Micro calibrating device for electron speed regulator of diesel engine
CN103269345A (en) * 2013-05-30 2013-08-28 沈阳师范大学 Intelligent display device and method based on Modbus protocol
CN103885375A (en) * 2014-03-25 2014-06-25 沈阳航天新光集团有限公司 Console displaying and monitoring system
CN107851937A (en) * 2015-08-13 2018-03-27 英特尔公司 pin area crosstalk mitigation
CN105548681A (en) * 2016-02-02 2016-05-04 林纪秋 Method and device for measurement of power factors
CN107229270A (en) * 2017-06-02 2017-10-03 中国航发南方工业有限公司 Power control box Auto-Test System
CN108987185A (en) * 2018-07-23 2018-12-11 深圳市智维兴科技有限公司 A kind of multi-channel DC relay conducting control technology
CN109066628A (en) * 2018-09-05 2018-12-21 南京志卓电子科技有限公司 It is a kind of according to instruction hardware realization multi-level output current-limiting circuit

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
刘建清: "《从零开始学数字电子技术》", 31 January 2007, 北京：国防工业出版社 *
刘文胜: "《实用电路分析与设计》", 31 August 2017, 广州：华南理工大学出版社 *
陈振官: "《数字电路及制作实例》", 31 August 2006 *

Also Published As

Publication number Publication date
CN112233613B (en) 2021-08-06

Similar Documents

Publication Publication Date Title
CN112233613B (en) Display panel assembly, display and operation device of gas turbine generator set
CN112289257B (en) Display and operation device of gas turbine generator set
CN112350628B (en) Display and operation device of gas turbine generator set
US20060109662A1 (en) Intrinsically safe light
GB2413840B (en) Underwater lighting
WO1997043616A1 (en) Double carcass hose failure detection system
CN101124549A (en) Non-invasive, low cost method and apparatus for the transmission, display and detection of internal computer status
US20130272720A9 (en) Integrated illuminator
US4559626A (en) Portable minicomputer for testing memories
TW201448345A (en) Antenna module and electronic system
CN110987178A (en) Laser signal detection device and system using solar cell
GB2474206A (en) Light-pipe based identification and location signaling light
CN105556256A (en) Plug-in connector
CN106802378A (en) Adjustment protection control combination test system
Hardy et al. High brightness light emitting diodes for ocean applications
CN207598041U (en) It is a kind of to be used for underwater coded lock device
CN208298433U (en) A kind of small portable experimental provision based on PLC
CN205301997U (en) Testing arrangement for rail vehicle driver controller
US20090098444A1 (en) Level Monitoring System
CN211602161U (en) Laser signal detection device, laser signal emission device and laser signal emission system using solar cell
CN104784860A (en) Detection device for fan and oil pump module of ship fire control system
CN216976551U (en) LED module and LED lamp string
AU625373B2 (en) Audio lead tester
CN220137849U (en) Simulated explosive for device training
CN220965232U (en) Reverse voltage eliminating circuit of intelligent lamp and intelligent lamp

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant