CN112217263B - Battery pack balance control circuit and power supply chip - Google Patents

Battery pack balance control circuit and power supply chip Download PDF

Info

Publication number
CN112217263B
CN112217263B CN202011394700.5A CN202011394700A CN112217263B CN 112217263 B CN112217263 B CN 112217263B CN 202011394700 A CN202011394700 A CN 202011394700A CN 112217263 B CN112217263 B CN 112217263B
Authority
CN
China
Prior art keywords
battery
power tube
pin
power
logic controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202011394700.5A
Other languages
Chinese (zh)
Other versions
CN112217263A (en
Inventor
池伟
李瑞平
刘彬
许锦龙
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Xinlong Semiconductor Technology Co ltd Nanjing Branch
Original Assignee
Shanghai Xinlong Semiconductor Technology Co ltd Nanjing Branch
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Xinlong Semiconductor Technology Co ltd Nanjing Branch filed Critical Shanghai Xinlong Semiconductor Technology Co ltd Nanjing Branch
Priority to CN202011394700.5A priority Critical patent/CN112217263B/en
Publication of CN112217263A publication Critical patent/CN112217263A/en
Application granted granted Critical
Publication of CN112217263B publication Critical patent/CN112217263B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/0013Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries acting upon several batteries simultaneously or sequentially
    • H02J7/0014Circuits for equalisation of charge between batteries
    • H02J7/0016Circuits for equalisation of charge between batteries using shunting, discharge or bypass circuits
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/0029Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with safety or protection devices or circuits
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/0029Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with safety or protection devices or circuits
    • H02J7/00306Overdischarge protection
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/0029Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with safety or protection devices or circuits
    • H02J7/00308Overvoltage protection
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/0029Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with safety or protection devices or circuits
    • H02J7/0036Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries with safety or protection devices or circuits using connection detecting circuits
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/0068Battery or charger load switching, e.g. concurrent charging and load supply
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02JCIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/0069Charging or discharging for charge maintenance, battery initiation or rejuvenation

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Charge And Discharge Circuits For Batteries Or The Like (AREA)
  • Secondary Cells (AREA)

Abstract

The invention discloses a battery pack balance control circuit and a power chip, wherein the battery pack is charged and discharged alternately under the control of a time sequence so as to charge and discharge each battery in a short time, thereby playing a role in repairing the battery. The power supply chip provided by the invention can be used for cascade application in the process of multiple strings of battery packs, N-1 power supply chips are required in N strings of battery application, and electric energy can be transferred between two adjacent strings of batteries.

Description

Battery pack balance control circuit and power supply chip
Technical Field
The invention relates to the technical field of power chips, in particular to a battery pack equalization control circuit and a power chip.
Background
The rechargeable battery is relatively friendly to the environment due to the repeated utilization, has low long-term cost and is favored by more and more people. However, the rechargeable battery has high requirements on charging and discharging, the service life of the battery is greatly influenced by over-charging and over-discharging, and certain environmental pressure is caused by battery elimination.
When batteries are connected in series to form a battery pack, the consistency of the batteries and the initial state of the batteries are influenced, and when a plurality of strings of batteries are charged or discharged, if no intervention is added, the overcharge or the over-discharge of individual batteries can be avoided. The method for solving the problem is equalization, and equalization is divided into active equalization and passive equalization. The passive equalization is to discharge the battery with overhigh voltage by using a resistor device, and electric energy is consumed in a heat mode in the discharging process; the energy loss is caused on one hand, and the balanced current cannot be increased on the other hand (the balanced current is large, the power of the loss is large, the heat generated by the loss cannot be dissipated in time, and the reliability of the battery is influenced). The active equalization is to transfer the energy in the battery with too high voltage to the battery with low voltage by other modes (DC-DC, capacitor charging and discharging, etc.), and in the transfer process, the energy loss is small, so that the equalization of large current can be realized, and the main defect of passive equalization is solved. After the battery is charged and discharged for a certain number of times, the polar plate of the battery can generate polarization, and the polarization can lead to the capacity reduction of the battery on one hand and also has potential safety hazards on the other hand. For the polarization problem, depolarization can be performed through pulse charge and discharge, so that partial lost capacity is recovered, and meanwhile, the service life of the battery pack is prolonged.
In view of the above, it is desirable to provide a battery pack equalization control circuit, which can not only equalize the battery pack, but also pulse charge and discharge the battery pack, so as to solve the problems of battery voltage uniformity and battery polarization.
Disclosure of Invention
The embodiment of the invention provides a battery pack balance control circuit, wherein a battery pack is charged and discharged alternately under the control of a time sequence so as to charge and discharge each battery in a short time, thereby playing a role in repairing the battery.
According to an aspect of the present invention, there is provided a battery equalization control circuit, including: a first battery, a negative electrode of the first battery being grounded; a second battery, a negative electrode of the second battery being connected to a positive electrode of the first battery; the first charge-discharge module is coupled with the first battery; the second charge-discharge module is coupled with the second battery; the control module is connected with the first charge-discharge module through a first switch, the control module is connected with the second charge-discharge module through a second switch, and the first switch and the second switch are opened non-simultaneously; the first charge-discharge module and the second charge-discharge module are respectively charged and discharged alternately; the first switch comprises a first power tube, the grid electrode of the first power tube is connected with the control module, and the drain electrode and the source electrode of the first power tube are respectively connected with the first end of the first charge-discharge module and the second end of the first charge-discharge module; the second switch comprises a second power tube, the grid electrode of the second power tube is connected with the control module, and the drain electrode and the source electrode of the second power tube are respectively connected with the first end of the second charge-discharge module and the second end of the second charge-discharge module; the control module includes: the power tube comprises a logic controller, a first power tube driver and a second power tube driver; the logic controller is connected with the grid electrode of the first power tube through the first power tube driver and is used for controlling the on-off of the first power tube; the logic controller is connected with the grid electrode of the second power tube through the second power tube driver and is used for controlling the on-off of the second power tube.
Further, the first charge-discharge module includes: a first capacitor and a first coil; the first end of the first capacitor is connected with the anode of the first battery, and the second end of the first capacitor is respectively connected with the cathode of the first battery and the ground; the first end of the first coil is connected with the anode of the first battery and the first end of the first capacitor respectively, and the second end of the first coil is connected with the drain electrode of the first power tube.
Further, the second charge-discharge module includes: a second capacitor and a second coil; a first end of the second capacitor is connected with the anode of the second battery, and a second end of the second capacitor is respectively connected with the cathode of the second battery, the anode of the first battery, the source of the second power tube and the first charge-discharge module; and the first end of the second coil is respectively connected with the anode of the second battery and the first end of the second capacitor, and the second end of the second coil is connected with the drain electrode of the second power tube.
Further, the control module further comprises: a first voltage regulator and a second voltage regulator; the input end of the first voltage stabilizer is connected with the anode of the first battery, the first output end of the first voltage stabilizer is connected with the logic controller, the second output end of the first voltage stabilizer is connected with the first power tube driver, and the first voltage stabilizer is used for supplying power to the logic controller and the first power tube driver; the input end of the second voltage stabilizer is connected with the anode of the second battery, and the first output end of the second voltage stabilizer is connected with the second power tube driver and used for supplying power to the second power tube driver.
Further, the control module further comprises a first current sampling unit and a second current sampling unit; the first current sampling unit is respectively connected with the first charge-discharge module, the first power tube driver and the logic controller, the first current sampling unit is used for collecting current flowing through a first power tube and transmitting the current to the logic controller, and the logic controller controls the first power tube to be switched on or switched off according to the current of the first power tube; the second current sampling unit is respectively connected with the second charge-discharge module and the logic controller and used for collecting current flowing through a second power tube and transmitting the current to the logic controller, and the logic controller controls the conduction or the cut-off of the second power tube according to the current of the second power tube.
Furthermore, the control module further comprises a first overvoltage and undervoltage protection unit and a second overvoltage and undervoltage protection unit; the input end of the first overvoltage and undervoltage protection unit is connected with the first battery, the output end of the first overvoltage and undervoltage protection unit is connected with the logic controller, and the first overvoltage and undervoltage protection unit is used for detecting the terminal voltage of the first battery; the input end of the second overvoltage and undervoltage protection unit is connected with the second battery, the output end of the second overvoltage and undervoltage protection unit is connected with the logic controller, and the second overvoltage and undervoltage protection unit is used for detecting the terminal voltage of the second battery.
Another object of the present invention is to provide a power supply chip, including: the logic controller is respectively connected with the first pin, the second pin and the third pin; the input end of the first power tube driver is connected with the first output end of the logic controller, the output end of the first power tube driver is connected with the grid electrode of the first power tube for controlling the conduction or the cut-off of the first power tube, the drain electrode of the first power tube is connected with a first current pin, and the source electrode of the first power tube is connected with a grounding pin; the input end of the second power tube driver is connected with the second output end of the logic controller, the output end of the second power tube driver is connected with the grid electrode of the second power tube and used for controlling the conduction or the cut-off of the second power tube, the drain electrode of the second power tube is connected with a second current pin, and the source electrode of the first power tube is connected with a first power supply pin; the first current sampling unit is respectively connected with the first current pin, the first power tube driver and the logic controller, the first current sampling unit is used for collecting current flowing through the first power tube and transmitting the current to the logic controller, and the logic controller controls the first power tube to be switched on or switched off according to the current of the first power tube; the second current sampling unit is respectively connected with the second current pin and the logic controller and used for collecting the current flowing through the second power tube and transmitting the current to the logic controller, and the logic controller controls the conduction or the cut-off of the second power tube according to the current of the second power tube; the input end of the first voltage stabilizer is connected with the first power supply pin, the first output end of the first voltage stabilizer is connected with the logic controller, the second output end of the first voltage stabilizer is connected with the first power tube driver, the third output end of the first voltage stabilizer is connected with the first current sampling unit, the first voltage stabilizer is used for supplying power to the logic controller and the first power tube driver, and the first voltage stabilizer is used for supplying reference voltage to the first current sampling unit; the input end of the second voltage stabilizer is connected with the second power supply pin, the first output end of the second voltage stabilizer is connected with the second power tube driver, and the second voltage stabilizer is used for supplying power to the second power tube driver; the second voltage stabilizer is connected with the second current sampling unit and used for providing the reference voltage for the second current sampling unit; the input end of the first overvoltage and undervoltage protection unit is connected with the first power pin, the output end of the first overvoltage and undervoltage protection unit is connected with the logic controller, and the first overvoltage and undervoltage protection unit is used for detecting the voltage of the first power pin; and the input end of the second overvoltage and undervoltage protection unit is connected with the second power pin, the output end of the second overvoltage and undervoltage protection unit is connected with the logic controller, and the second overvoltage and undervoltage protection unit is used for detecting the voltage of the second power pin.
Furthermore, the first pin is an enable pin and is used for controlling whether the power supply chip works or not; the second pin is used for controlling the power supply chip to work in an equalization mode or a battery repair mode; the third pin is used for controlling the first battery to charge the second battery or the second battery to charge the first battery.
The invention has the beneficial effects that: the invention provides a battery pack balance control circuit and a power chip, wherein the battery pack is charged and discharged alternately under the control of a time sequence so as to charge and discharge each battery in a short time, thereby playing a role in repairing the battery. The power supply chip provided by the invention is used for cascade application in the process of multiple strings of battery packs, N-1 power supply chips are required in N strings of battery application, and electric energy can be transferred between two adjacent strings of batteries.
Drawings
The technical solution and other advantages of the present invention will become apparent from the following detailed description of specific embodiments of the present invention, which is to be read in connection with the accompanying drawings.
Fig. 1 is a connection diagram of a battery pack equalization control circuit according to an embodiment of the present invention.
Fig. 2 is a schematic waveform diagram of charging and discharging of the battery pack according to the embodiment of the present invention.
Fig. 3 is a schematic waveform diagram of charging and discharging of the battery pack according to the embodiment of the present invention.
Fig. 4 is a timing chart of charging and discharging of the battery pack according to the embodiment of the present invention.
Fig. 5 is a schematic diagram of a power chip according to an embodiment of the invention.
Fig. 6 is an application diagram of a power chip according to an embodiment of the invention.
Fig. 7 is a schematic application diagram of a power chip according to another embodiment of the invention.
Detailed Description
The technical solution in the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention. It is to be understood that the described embodiments are merely exemplary of the invention, and not restrictive of the full scope of the invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Specifically, referring to fig. 1, the present invention provides a battery pack balancing control circuit 100, which includes: a first battery BAT1, a second battery BAT2, a first charge-discharge module 110, a second charge-discharge module 120 and a control module 130.
The battery pack balancing control circuit 100 is a bidirectional flyback circuit, and energy transfer between the first battery BAT1 and the second battery BAT2 is achieved.
The negative electrode of the first battery BAT1 is grounded.
The negative electrode of the second battery BAT2 is connected with the positive electrode of the first battery BAT 1.
The first charge-discharge module 110 is coupled to the first battery BAT 1.
The second charge-discharge module 120 is coupled to the second battery BAT 2.
The control module 130 is provided with a first switch and a second switch therein.
The control module 130 is connected to the first charge-discharge module 110 through the first switch, the control module 130 is connected to the second charge-discharge module 120 through the second switch, and the first switch and the second switch are not turned on at the same time.
The first charge-discharge module 110 and the second charge-discharge module 120 alternately charge and discharge respectively. The first switch comprises a first power tube QB, and a drain and a source of the first power tube QB are respectively connected with a first end of the first charge-discharge module 110 and a second end of the first charge-discharge module 110. The second switch includes a second power transistor QT, and a drain and a source of the second power transistor QT are respectively connected to a first end of the second charge-discharge module 120 and a second end of the second charge-discharge module 120.
The structure and function of each module will be specifically described below.
The first charge-discharge module 110 includes: a first capacitor CB and a first coil L1B.
The first end of the first capacitor CB is connected with the positive electrode of the first battery BAT1, and the second end of the first capacitor CB is respectively connected with the negative electrode of the first battery BAT1 and the ground.
A first end of the first coil L1B is connected to a positive electrode of the first battery BAT1 and a first end of the first capacitor CB, respectively, and a second end of the first coil L1B is connected to a drain of the first power tube QB.
The second charge-discharge module 120 includes: a second capacitor CT and a second coil L1T.
A first end of the second capacitor CT is connected to a positive electrode of the second battery BAT2, and a second end of the second capacitor CT is connected to a negative electrode of the second battery BAT2, a positive electrode of the first battery BAT1, a source electrode of the second power tube QT, and the first charge-discharge module 110, respectively.
A first end of the second coil L1T is connected to the positive electrode of the second battery BAT2 and a first end of the second capacitor CT, respectively, and a second end of the second coil L1T is connected to the drain of the second power transistor QT.
The second capacitor CT and the first capacitor CB are respectively connected in parallel to the second battery BAT2 and the first battery BAT1 for decoupling and providing transient current.
The control module 130 includes: the power supply comprises a logic controller 131, a first power tube driver 132, a second power tube driver 133, a first voltage stabilizer 136, a second voltage stabilizer 137, a first current sampling unit 134, a second current sampling unit 135, a first overvoltage and undervoltage protection unit 138 and a second overvoltage and undervoltage protection unit 139.
The logic controller 131 is connected to the gate of the first power transistor QB through the first power transistor driver 132, and the logic controller 131 is configured to control the on/off of the first power transistor QB.
The logic controller 131 is connected to a gate of the second power transistor QT through the second power transistor driver 133, and the logic controller 131 is configured to control on or off of the second power transistor QT.
The first current sampling unit 134 is respectively connected to the first charge-discharge module 110, the first power transistor driver 132 and the logic controller 131, the first current sampling unit 134 is configured to collect a current flowing through a first power transistor QB and transmit the current to the logic controller 131, and the logic controller 131 controls the first power transistor QB to be turned on or off according to the current of the first power transistor QB.
The second current sampling unit 135 is respectively connected to the second charge-discharge module 120 and the logic controller 131, the second current sampling unit 135 is configured to collect a current flowing through a second power tube QT and transmit the current to the logic controller 131, and the logic controller 131 controls the second power tube QT to be turned on or off according to the current of the second power tube QT.
The input end of the first voltage stabilizer 136 is connected to the positive electrode of the first battery BAT1, the first output end of the first voltage stabilizer 136 is connected to the logic controller 131, the second output end of the first voltage stabilizer 136 is respectively connected to the first power tube driver 132 and the first current sampling unit 134, the first voltage stabilizer 136 is used for supplying power to the logic controller 131 and the first power tube driver 132, and the first voltage stabilizer 136 is used for supplying a reference voltage VREF to the first current sampling unit 134.
The input end of the second voltage stabilizer 137 is connected to the positive electrode of the second battery BAT2, the first output end of the second voltage stabilizer 137 is connected to the second power tube driver 133, and the second voltage stabilizer 137 is used for supplying power to the second power tube driver 133. A second output terminal of the second voltage stabilizer 137 is connected to the second current sampling unit 135, and the second voltage stabilizer 137 is configured to provide a reference voltage VREF for the second current sampling unit 135.
The input end of the first overvoltage and undervoltage protection unit 138 is connected with the positive electrode of the first battery BAT1, the output end of the first overvoltage and undervoltage protection unit 138 is connected with the logic controller 131, and the first overvoltage and undervoltage protection unit 138 is used for detecting the terminal voltage of the first battery BAT1 to prevent the battery from being overcharged and overdischarged.
The input end of the second overvoltage and undervoltage protection unit 139 is connected to the positive electrode of the second battery BAT2, the output end of the second overvoltage and undervoltage protection unit 139 is connected to the logic controller 131, and the second overvoltage and undervoltage protection unit 139 is used for detecting the terminal voltage of the second battery BAT2 to prevent the battery from being overcharged and overdischarged.
The battery pack balance control circuit 100 provided by the invention is a bidirectional flyback circuit, and realizes energy transfer between the first battery BAT1 and the second battery BAT 2.
The second coil L1T and the first coil L1B are two windings of a transformer, and their turns are the same, so their inductance is the same, and the inductance is L. The on-resistance of the second power tube QT is the same as that of the first power tube QB, and the resistance is RDSONThe resistance value is extremely small, typically several tens of milliohms. The voltage of the first battery BAT1 is the same as that of the second battery BAT2, and the voltage is VBAT
The internal reference voltage of the first current sampling unit is VREF, and the internal reference voltage of the second current sampling unit is VREF.
The negative electrode of the first battery BAT1 is connected with a ground pin GND, the negative electrode of the second battery BAT2 is connected with the positive electrode of the first battery BAT1, the positive electrode of the first battery BAT1 is connected with a first power supply pin BATB, and the positive electrode of the second battery BAT2 is connected with a second power supply pin BATT.
Referring to FIGS. 2 to 3, when the first battery BAT1 is discharged, the second battery BAT2 is charged, in the figure, VSWBIs the waveform at QB drain of the first power tube, VSWTIs the waveform at the QT drain of the second power tube.
The first stage is as follows: first power tube QB switches on, and second power tube QT cuts off, and first battery BAT1 discharges and charges for first coil L1B, and the end of the same name of first coil L1B is negative, and the initial current of first coil L1B is 0, and then the voltage difference at first coil L1B both ends is: vBAT=L*(dIL1B/dt)。
Wherein, IL1BIs the current in the first coil L1B, due to VBATAnd L is a constant value, then IL1BThe current rises with a fixed slope. When the first current sampling unit detects IL1BElectric currentRises to IMAX=VREF/RDSONWhen the first power tube QB is turned off, the second power tube QT is turned on, and the energy stored in the first coil L1B is: w = LI2 MAX/2。
The duration of the QB conduction of the first power tube is as follows: t1= LIMAX/VBAT
The next stage is entered. And a second stage: the first power tube QB is turned off, the second power tube QT is turned on, and at this time, the end of the second coil L1T with the same name is positive, and the inductor discharges to charge the second battery BAT 2.
Because the second coil L1T and the first coil L1B are wound on the same magnetic core, the number of turns of the two coils is the same, the inductance and the inductance are the same, and because the ampere turns of the flyback circuit are conserved, under an ideal condition, the peak current of the second coil L1T is also IMAX(ii) a The voltage difference across the second coil L1T is: vBAT=L*(dIL1T/dt)。
Wherein IL1TIs the current in the second coil L1T, since VBAT and L are constant, IL1TDecreasing with a fixed slope. When I isL1TWhen the energy is reduced to 0, the energy released by the co-release is: w = LI2 MAX/2。
The duration of the QT conduction of the second power tube is as follows: t2= LIMAX/VBAT
When the second current sampling unit 135 detects IL1TWhen the current drops to 0, the first phase is entered again, and the cycle is repeated to discharge the first battery BAT1 and charge the second battery BAT 2.
In the process, the working frequency is as follows: fOSC=1/(t1+t2)。
The theoretical transmission power is: p = (V)BAT*IMAX)/4。
If the second battery BAT2 is discharged and the first battery BAT1 is charged, the situation is the same as the situation when the first battery BAT1 is discharged and the second battery is charged just in reverse, the second power tube QT is turned on first, the second battery BAT2 charges the second coil L1T, and the current I of the second coil L1TL1TIs charged to IMAX(wherein I)MAX=VREF/RDSON) And the second power tube QT is cut off, and the first power tube QB is switched on. The first coil L1B discharges to the firstThe battery BAT1 is charged, the first coil IL1BWhen the discharge reaches 0A, the second power tube QT is conducted, the first power tube QB is cut off, and then the next cycle is started.
The method is used for repairing the battery pack, and mainly adopts a depolarization process; the battery can be repaired by pulse charging and discharging the battery pack.
When the first battery is discharged, the second battery is charged correspondingly; when the first battery is not discharged, the second battery is not charged; when the first battery is charged, the corresponding second battery is discharged; further realizing periodic charging, stopping and discharging of the battery, and repairing the battery; the first battery realizes periodic charging, stopping and discharging, and the second battery also realizes periodic discharging, stopping and charging, so that the function of simultaneously repairing the battery pack is realized; therefore, the charging, discharging and stopping of the upper path and the lower path are controlled by the internal clock of the logic controller.
See fig. 4, if the output power P of the battery (the first battery BAT1 or the second battery BAT 2)OUTIf the voltage is positive, the battery is discharged; if the output power P of the battery (the first battery BAT1 or the second battery BAT 2)OUTNegative indicates that the battery is charging. The length of each clock cycle is large enough to accommodate turning on or off the second power transistor QT and the first power transistor QB for a sufficient number of times, relative to the switching cycle of the power transistor inside the chip.
The first battery BAT1 and the second battery BAT2 are charged and discharged alternately under the control of time sequence, so that each battery can be charged and discharged in a short time, and the effect of battery restoration is achieved.
As shown in fig. 5, a power chip 200 of the present invention includes: the circuit comprises a logic controller 201, a first power tube driver 202, a second power tube driver 203, a first voltage stabilizer 204, a second voltage stabilizer 205, a first current sampling unit 206, a second current sampling unit 207, a first overvoltage and undervoltage protection unit 208 and a second overvoltage and undervoltage protection unit 209.
The logic controller 201 is respectively connected with a first pin EN, a second pin MODE and a third pin CMODE; the first pin EN is an enable pin and is used for controlling whether the power supply chip 200 works or not; the second pin MODE is used for controlling the power supply chip 200 to work in an equalization MODE or a battery repair MODE; the third pin CMODE is used for controlling the first battery BAT1 to charge the second battery BAT2 or the second battery BAT2 to charge the first battery BAT 1.
The input end of the first power tube driver 202 is connected to the first output end of the logic controller 201, the output end of the first power tube driver 202 is connected to the gate of the first power tube QB for controlling the on/off of the first power tube QB, the drain of the first power tube QB is connected to the first current pin, and the source of the first power tube QB is connected to the ground pin GND.
The input end of the second power tube driver 203 is connected with the second output end of the logic controller 201, the output end of the second power tube driver 203 is connected with the grid electrode of the second power tube QT and used for controlling the conduction or the cut-off of the second power tube QT, the drain electrode of the second power tube QT is connected with the second current pin, and the source electrode of the second power tube QT is connected with the first power pin BATB.
The first current sampling unit 206 is connected to the first current pin SWB, the first power transistor driver 202 and the logic controller 201, respectively, the first current sampling unit 206 is configured to collect a current flowing through the first power transistor QB and transmit the current to the logic controller 201, and the logic controller 201 controls the first power transistor QB to be turned on or off according to the current of the first power transistor QB.
The second current sampling unit 207 is respectively connected to the second current pin SWT and the logic controller 201, and is configured to collect a current flowing through the second power transistor QT and transmit the current to the logic controller 201, and the logic controller 201 controls the turn-on or turn-off of the second power transistor QT according to the current of the second power transistor QT.
The input end of the first voltage stabilizer 204 is connected to the first power supply pin BATB, the first output end of the first voltage stabilizer 204 is connected to the logic controller 201, the second output end of the first voltage stabilizer 204 is connected to the first power tube driver 202, the third output end of the first voltage stabilizer 204 is connected to the first current sampling unit 206, the first voltage stabilizer 204 is used for supplying power to the logic controller 201 and the first power tube driver 202, and the first voltage stabilizer 204 is used for supplying reference voltage to the first current sampling unit 206.
The input end of the second voltage stabilizer 205 is connected to the second power supply pin BATT, the first output end of the second voltage stabilizer 205 is connected to the second power transistor driver 203, the second voltage stabilizer 205 is configured to supply power to the second power transistor driver 203, and the second voltage stabilizer 205 is configured to provide the reference voltage for the second current sampling unit 207.
The input end of the first overvoltage and undervoltage protection unit 208 is connected to the first power pin BATB, the output end of the first overvoltage and undervoltage protection unit 208 is connected to the logic controller 201, and the first overvoltage and undervoltage protection unit 208 is used for detecting the voltage of the first power pin BATB.
The input end of the second overvoltage and undervoltage protection unit 209 is connected to the second power pin BATT, the output end of the second overvoltage and undervoltage protection unit 209 is connected to the logic controller 201, and the second overvoltage and undervoltage protection unit 209 is used for detecting the voltage of the second power pin BATT.
As shown in fig. 6, the power chip provided by the present invention is used for an application embodiment of two strings of batteries, and specifically, the battery pack balancing control circuit 100 provided by the present invention and the following table are referred to, which are not explained in detail herein.
TABLE 1 mode of operation of Power chips
EN MODE COMDE BAT1 BAT2 Mode of operation
0 * * Not working Not working Not working
1 0 0 Charging of electricity Discharge of electricity Equalization
1 0 1 Discharge of electricity Charging of electricity Equalization
1 1 0 Not working Not working Repair
1 1 1 Charging/discharging Discharging/charging Repair
Wherein, 0 is low level, 1 is high level, and any state is'; when the "EN", "MODE" and "COMDE" are all high level, the circuit works in the balanced state, the first battery BAT1 and the second battery BAT2 work in the charging and discharging state alternately, and the problem of simultaneous charging or simultaneous discharging does not occur.
As shown in fig. 7, a power chip 200 according to another embodiment of the present invention is used for cascade connection of multiple strings of battery packs, and in the application of N strings of batteries, N-1 power chips are required in total, and electric energy can be transferred between two adjacent strings of batteries.
The battery pack equalization control circuit 100 and the power chip 200 provided in the embodiment of the present invention are described in detail above, and a specific example is applied in the present disclosure to explain the principle and the implementation of the present invention, and the description of the above embodiment is only used to help understanding the technical scheme and the core idea of the present invention; those of ordinary skill in the art will understand that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; and such modifications or substitutions do not depart from the spirit and scope of the corresponding technical solutions of the embodiments of the present invention.

Claims (1)

1. A power supply chip, comprising:
the logic controller is respectively connected with a first pin, a second pin and a third pin, and the first pin is an enabling pin and used for controlling whether the power supply chip works or not; the second pin is used for controlling the power supply chip to work in an equalization mode or a battery repair mode; the third pin is used for controlling the first battery to charge the second battery or the second battery to charge the first battery; the negative electrode of the first battery is connected with a grounding pin, the negative electrode of the second battery is connected with the positive electrode of the first battery, the positive electrode of the first battery is connected with a first power supply pin, and the positive electrode of the second battery is connected with a second power supply pin;
the input end of the first power tube driver is connected with the first output end of the logic controller, the output end of the first power tube driver is connected with the grid electrode of the first power tube for controlling the conduction or the cut-off of the first power tube, the drain electrode of the first power tube is connected with a first current pin, and the source electrode of the first power tube is connected with the grounding pin;
the input end of the second power tube driver is connected with the second output end of the logic controller, the output end of the second power tube driver is connected with the grid electrode of the second power tube and used for controlling the conduction or the cut-off of the second power tube, the drain electrode of the second power tube is connected with a second current pin, and the source electrode of the second power tube is connected with the first power supply pin;
the first current sampling unit is respectively connected with the first current pin, the first power tube driver and the logic controller, the first current sampling unit is used for collecting current flowing through the first power tube and transmitting the current to the logic controller, and the logic controller controls the first power tube to be switched on or switched off according to the current of the first power tube;
the second current sampling unit is respectively connected with the second current pin and the logic controller, the second current sampling unit is used for collecting current flowing through the second power tube and transmitting the current to the logic controller, and the logic controller controls the conduction or the cut-off of the second power tube according to the current of the second power tube;
the input end of the first voltage stabilizer is connected with the first power supply pin, the first output end of the first voltage stabilizer is connected with the logic controller, the second output end of the first voltage stabilizer is connected with the first power tube driver, the third output end of the first voltage stabilizer is connected with the first current sampling unit, the first voltage stabilizer is used for supplying power to the logic controller and the first power tube driver, and the first voltage stabilizer is used for supplying reference voltage to the first current sampling unit;
the input end of the second voltage stabilizer is connected with the second power supply pin, the first output end of the second voltage stabilizer is connected with the second power tube driver, and the second voltage stabilizer is used for supplying power to the second power tube driver; a second output end of the second voltage stabilizer is connected with the second current sampling unit, and the second voltage stabilizer is used for providing the reference voltage for the second current sampling unit;
the input end of the first overvoltage and undervoltage protection unit is connected with the first power pin, the output end of the first overvoltage and undervoltage protection unit is connected with the logic controller, and the first overvoltage and undervoltage protection unit is used for detecting the voltage of the first power pin; and
and the input end of the second overvoltage and undervoltage protection unit is connected with the second power pin, the output end of the second overvoltage and undervoltage protection unit is connected with the logic controller, and the second overvoltage and undervoltage protection unit is used for detecting the voltage of the second power pin.
CN202011394700.5A 2020-12-03 2020-12-03 Battery pack balance control circuit and power supply chip Active CN112217263B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202011394700.5A CN112217263B (en) 2020-12-03 2020-12-03 Battery pack balance control circuit and power supply chip

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202011394700.5A CN112217263B (en) 2020-12-03 2020-12-03 Battery pack balance control circuit and power supply chip

Publications (2)

Publication Number Publication Date
CN112217263A CN112217263A (en) 2021-01-12
CN112217263B true CN112217263B (en) 2021-02-12

Family

ID=74068031

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202011394700.5A Active CN112217263B (en) 2020-12-03 2020-12-03 Battery pack balance control circuit and power supply chip

Country Status (1)

Country Link
CN (1) CN112217263B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN117277518B (en) * 2023-11-21 2024-02-02 上海芯龙半导体技术股份有限公司 Battery active equalization method and storage medium

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6356055B1 (en) * 2000-07-11 2002-03-12 Industrial Technology Research Institute Cell voltage balancer
JP2015108932A (en) * 2013-12-04 2015-06-11 国立研究開発法人産業技術総合研究所 Solar battery power distribution circuit
CN107785957A (en) * 2017-10-20 2018-03-09 开沃新能源汽车集团有限公司 Battery equalizing circuit and implementation method based on normal shock and inverse-excitation converting
CN111711251A (en) * 2020-07-23 2020-09-25 深圳市芯艺微电子有限公司 Power management chip and application circuit and electronic equipment thereof

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6356055B1 (en) * 2000-07-11 2002-03-12 Industrial Technology Research Institute Cell voltage balancer
JP2015108932A (en) * 2013-12-04 2015-06-11 国立研究開発法人産業技術総合研究所 Solar battery power distribution circuit
CN107785957A (en) * 2017-10-20 2018-03-09 开沃新能源汽车集团有限公司 Battery equalizing circuit and implementation method based on normal shock and inverse-excitation converting
CN111711251A (en) * 2020-07-23 2020-09-25 深圳市芯艺微电子有限公司 Power management chip and application circuit and electronic equipment thereof

Also Published As

Publication number Publication date
CN112217263A (en) 2021-01-12

Similar Documents

Publication Publication Date Title
US8796992B2 (en) Basic unit of lithium-ion battery, battery pack comprising the same, and charge/discharge equalizing method thereof
JP5836283B2 (en) Charge equalization system for batteries
US20090140693A1 (en) Flyback charge redistribution apparatus for serially connected energy storage devices using flyback-type converters
CN108011425B (en) Active equalization circuit and method for battery pack
JP2019106869A (en) High voltage battery management and equilibration circuit and application thereof
CN201113407Y (en) Lithium ion batteries protector
CN111049222A (en) Power supply device
CN103036256A (en) Transformer scan chain type storage battery equalizing circuit and method
KR101969301B1 (en) Apparatus for controlling charging and discharging of batterry for dc grid
CN112217263B (en) Battery pack balance control circuit and power supply chip
CN211266526U (en) Power supply device
JP2020503834A (en) Improved circuit for bidirectional lossless balancing of series battery packs based on inductive energy storage
CN201402990Y (en) Storage battery equalizer
TWI635691B (en) Battery pack active balancing system
CN202309118U (en) Transformer scan chain type storage battery equalizing circuit
CN111293755B (en) Protection circuit for equalizing discharge of parallel battery pack and chargeable device
CN106300279B (en) Circuit is protected for the forced charge after secondary cell overdischarge
US20190348844A1 (en) Dynamic pulse charging scheme for series-connected batteries
TWI792793B (en) Battery cell balance circuit and method of operating the same
CN202840605U (en) Rechargeable battery protection device and uninterruptible power supply system
CN117937782B (en) Lightning arrester leakage current energy taking module and lightning arrester on-line monitoring equipment
CN219107111U (en) Battery group parallel device
CN215870848U (en) Battery active equalization device, chip, battery management system and electric equipment
CN219513808U (en) Photovoltaic energy storage protection circuit
CN110768342B (en) Energy storage device and charging and discharging system

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant