CN112165499A - Control flow monitoring method and device and storage medium - Google Patents
Control flow monitoring method and device and storage medium Download PDFInfo
- Publication number
- CN112165499A CN112165499A CN202011375641.7A CN202011375641A CN112165499A CN 112165499 A CN112165499 A CN 112165499A CN 202011375641 A CN202011375641 A CN 202011375641A CN 112165499 A CN112165499 A CN 112165499A
- Authority
- CN
- China
- Prior art keywords
- control flow
- monitoring
- execution process
- point
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L63/00—Network architectures or network communication protocols for network security
- H04L63/14—Network architectures or network communication protocols for network security for detecting or protecting against malicious traffic
- H04L63/1408—Network architectures or network communication protocols for network security for detecting or protecting against malicious traffic by monitoring network traffic
- H04L63/1425—Traffic logging, e.g. anomaly detection
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L63/00—Network architectures or network communication protocols for network security
- H04L63/14—Network architectures or network communication protocols for network security for detecting or protecting against malicious traffic
- H04L63/1441—Countermeasures against malicious traffic
Landscapes
- Engineering & Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Debugging And Monitoring (AREA)
Abstract
The embodiment of the application discloses a control flow monitoring method, a control flow monitoring device and a storage medium, and belongs to the technical field of chip security. The method comprises the following steps: determining a control flow required to be executed when a chip is started; when the control flow is executed, acquiring an instruction address of each instruction in the control flow through hardware; detecting whether an execution process of the control flow is abnormal or not according to the instruction address; and when the execution process of the control flow is determined to be abnormal, an alarm is sent to the chip. This application embodiment can monitor every instruction in the control flow, just also can detect all exceptions of control flow, has improved the monitoring effect to the control flow.
Description
Technical Field
The embodiment of the application relates to the technical field of chip security, in particular to a control flow monitoring method and device and a storage medium.
Background
Boot ROM (chip Boot program) is code that is programmed inside a chip when the chip is being taped out, and is used to load a program from an external memory and to Boot the system. Boot ROM needs to verify the validity of the program in the external memory, and if the program is illegal (if the program is not signed legally), the Boot ROM refuses to be started. Therefore, the security of the Boot ROM is the basis of the security of the whole chip, and is often called Root of Trust (Root of Trust), and therefore, enhancing the security of the Boot ROM is undoubtedly of great significance.
Once solidified, the Boot ROM cannot be changed unless the tape-out is performed again, and therefore, the Boot ROM needs to have security standards of basic software (such as no software defects and security holes), and also needs to prevent possible physical attack means such as error injection attack and the like. The attack mode mostly adopts methods such as Power/Clock burr or electromagnetic interference injection and the like to change the control flow of Boot ROM, thereby achieving the attack purpose. For example, a fault injection attack may interfere with a Central Processing Unit (CPU), so that the CPU skips execution of some instructions to avoid some critical checks, and therefore, how to prevent such an attack is an important issue to enhance security of control flow of Boot ROM.
The related technology provides a control flow monitoring method, which increases a plurality of software detection points in the control flow of a Boot ROM, increases the value of a preset variable (in a memory) when an instruction is executed to any one software detection point, detects the value of the preset variable, and determines that part of the detection points are skipped if the value does not accord with an expected rule, thereby determining that the Boot ROM has potential safety hazards. However, the above monitoring method cannot detect all the anomalies of the control flow, resulting in poor monitoring effect.
Disclosure of Invention
The embodiment of the application provides a control flow monitoring method, a control flow monitoring device and a storage medium, which are used for solving the problem that when a control flow is monitored by setting detection points, all exceptions of the control flow cannot be detected, and the monitoring effect is not good. The technical scheme is as follows:
in one aspect, a control flow monitoring method is provided, the method comprising:
determining a control flow required to be executed when a chip is started;
when the control flow is executed, acquiring an instruction address of each instruction in the control flow through hardware;
detecting whether an execution process of the control flow is abnormal or not according to the instruction address;
and when the execution process of the control flow is determined to be abnormal, an alarm is sent to the chip.
In a possible implementation manner, the detecting whether an exception exists in the execution process of the control flow according to the instruction address includes:
comparing the instruction address with monitoring addresses of a plurality of preset monitoring points;
when the instruction address is the same as the monitoring address of one monitoring point, acquiring the type of the monitoring point;
and detecting whether the execution process of the control flow is abnormal or not according to the type of the monitoring point.
In a possible implementation manner, the detecting whether an exception exists in the execution process of the control flow according to the type of the monitoring point includes:
and when the monitoring point is a forbidden point, determining that an exception exists in the execution process of the control flow, wherein the forbidden point is the monitoring point which the control flow is forbidden to pass through in the execution process.
In a possible implementation manner, the detecting whether an exception exists in the execution process of the control flow according to the type of the monitoring point includes:
when the monitoring point is a confirmation point, reading data to be verified from a confirmation sequence first-in first-out queue, wherein the confirmation point is a monitoring point which needs to write appointed data into the confirmation sequence first-in first-out queue when the monitoring point is a path;
if the read data to be verified is the same as the appointed data corresponding to the confirmation point, determining that no abnormity exists in the execution process of the control flow;
and if the data to be verified is not read out, or if the read data to be verified is different from the appointed data corresponding to the confirmation point, determining that the execution process of the control flow is abnormal.
In a possible implementation manner, the detecting whether an exception exists in the execution process of the control flow according to the type of the monitoring point includes:
when the monitoring point is a passing point, acquiring the time length of the control flow passing through the passing point, wherein the passing point is a monitoring point required to pass through in a specified time range;
if the duration belongs to the time range, determining that no exception exists in the execution process of the control flow;
and if the duration does not belong to the time range, determining that an exception exists in the execution process of the control flow.
In one possible implementation, the instruction address is characterized by a central processing unit CPU internal program pointer register or an address where the CPU accesses a Boot ROM controller.
In a possible implementation manner, the determining a control flow that needs to be executed when the chip is started includes:
acquiring device selection information and life cycle information of the chip, wherein the device selection information is used for indicating an external device selected to be started, and the life cycle information is used for indicating the state of the life cycle of the chip;
selecting one control flow from a plurality of control flows that matches the device selection information and the lifecycle information;
and determining the selected control flow as the control flow required to be executed when the chip is started.
In one aspect, a control flow monitoring apparatus is provided, the apparatus comprising:
the determining module is used for determining the control flow required to be executed when the chip is started;
the acquisition module is used for acquiring the instruction address of each instruction in the control flow through hardware when the control flow is executed;
the detection module is used for detecting whether an execution process of the control flow is abnormal or not according to the instruction address;
and the alarm module is used for sending an alarm to the chip when the execution process of the control flow is determined to be abnormal.
In one aspect, a computer-readable storage medium is provided having at least one instruction stored therein, the at least one instruction being loaded and executed by a processor to implement the control flow monitoring method as described above.
The technical scheme provided by the embodiment of the application has the beneficial effects that at least:
because when the control flow is executed, the instruction address of each instruction in the control flow can be acquired through hardware, whether the execution process of the control flow is abnormal or not is detected according to the instruction address, and when the execution process of the control flow is determined to be abnormal, an alarm is sent to the chip, so that each instruction in the control flow can be monitored, all the abnormalities of the control flow can be detected, and the monitoring effect on the control flow is improved.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present application, the drawings needed to be used in the description of the embodiments are briefly introduced below, and it is obvious that the drawings in the following description are only some embodiments of the present application, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts.
FIG. 1 is a flow chart of a method of control flow monitoring provided by an embodiment of the present application;
FIG. 2 is a flow diagram of a control flow monitoring method provided by an embodiment of the present application;
fig. 3 is a block diagram of a control flow monitoring apparatus according to an embodiment of the present application.
Detailed Description
To make the objects, technical solutions and advantages of the embodiments of the present application more clear, the embodiments of the present application will be further described in detail with reference to the accompanying drawings.
Referring to fig. 1, a flowchart of a method for monitoring a control flow provided by an embodiment of the present application is shown, where the method for monitoring a control flow may be applied to a chip. The control flow monitoring method can comprise the following steps:
Typically, there are multiple control flows in a chip that reside in non-alterable and fixed locations of non-volatile memory inside the chip. For example, in ROM (Read-Only Memory) or eFUSE (one time programmable Memory). If the control flow resides in the ROM, the control flow can be solidified with the Boot ROM before the chip flow sheet; if the control stream resides in the eFuses, the control stream needs to be burned and locked by an SOC (System-on-a-Chip) manufacturer after the Chip stream is cut.
Since there are a plurality of control flows in the chip, it is necessary to select one control flow from the plurality of control flows as a control flow to be executed when the chip is started. The choice of control flow is determined, among other things, by the following two factors.
1) The Device Selection information (Boot Device Selection) may be a combination of several Pin levels in the chip, hereinafter referred to as Boot Pin. The device selection information is used to select an external device to be activated, such as an eMMC (Embedded multimedia controller)/SD (Secure Digital Card) Card, a Serial NOR Flash (non-volatile Flash memory), a USB (Universal Serial Bus) device, and the like.
2) The Life Cycle information (Life Cycle of the chip) can characterize the state of the Life Cycle of the chip, including but not limited to the following four states:
test status, indicating that the chip is being tested by the SOC vendor.
And the client development state indicates that the chip is sent to the client and the client is developing.
The mass production state of the client, which indicates that the development is completed and the mass production is performed by the client, is a state in which only a legitimate Image (here, software to be started in the external device) can be started.
And the failure state chip fails, which indicates that the chip is returned to the SOC manufacturer by the customer for analysis.
Based on the above two factors, determining the control flow to be executed when the chip is started may include: acquiring device selection information and life cycle information of the chip, wherein the device selection information is used for indicating an external device selected to be started, and the life cycle information is used for indicating the state of the life cycle of the chip; selecting a control flow from a plurality of control flows that matches the device selection information and the lifecycle information; and determining the selected control flow as the control flow required to be executed when the chip is started.
That is, once the Boot Pin and Life Cycle are determined, the control flow of the Boot ROM can be determined.
In addition, after the control flow is determined, a Boot Image, that is, the first Image of Boot ROM Boot, which also affects the behavior of the Boot ROM, may also be obtained. For example, Boot ROM behaves differently for legitimate and illegitimate images.
The instruction address is represented by a central processing unit CPU internal program pointer register or an address of a CPU accessing a Boot ROM controller.
In this embodiment, a plurality of monitoring points in the control flow may be predetermined, and the monitoring addresses of the plurality of monitoring points may be stored. When executing the control flow, after each instruction address is acquired, the instruction address may be compared with the monitoring addresses of all monitoring points. If the instruction address is the same as the monitor address of a monitor point, go to step 104; if the instruction address is different from the monitoring addresses of all the monitoring points, the next instruction address is continuously obtained, and the like is repeated until the control flow is executed, and then the operation is stopped.
And 104, acquiring the type of the monitoring point when the instruction address is the same as the monitoring address of one monitoring point.
The types of the monitoring points at least include one of a forbidden point, a confirmed point and a passing point, and the three types of the monitoring points are explained below.
1) Forbidden point
The forbidden point is a monitoring point where the control flow is forbidden to pass through during execution.
2) Confirmation point
The confirmation point is a monitoring point which needs to write appointed data into a First In First Out (FIFO) queue of a confirmation sequence during the path.
3) Passing point
The passing point is a monitoring point which needs to pass through within a specified time range, the time range can be set and modified according to needs, and the numerical value of the time range is not limited in this embodiment.
And 105, detecting whether the execution process of the control flow has an exception or not according to the type of the monitoring point.
Based on the types of the three monitoring points, detecting whether an exception exists in the execution process of the control flow also includes the following three implementation modes.
1) Detecting whether an exception exists in the execution process of the control flow according to the type of the monitoring point may include: when the monitoring point is a prohibited point, it is determined that there is an abnormality in the execution process of the control flow.
2) Detecting whether an exception exists in the execution process of the control flow according to the type of the monitoring point may include: when the monitoring point is a confirmation point, reading data to be verified from a confirmation sequence first-in first-out queue; if the read data to be verified is the same as the appointed data corresponding to the confirmation point, determining that no exception exists in the execution process of the control flow; and if the data to be verified is not read out, or if the read data to be verified is different from the appointed data corresponding to the confirmation point, determining that the execution process of the control flow is abnormal.
The corresponding relationship between the confirmation point and the predetermined data may be preset, and the appointed data corresponding to different confirmation points may be the same or different, which is not limited in this embodiment.
3) Detecting whether an exception exists in the execution process of the control flow according to the type of the monitoring point may include: when the monitoring point is a passing point, acquiring the time length of the control flow passing through the passing point; if the duration belongs to the time range, determining that no exception exists in the execution process of the control flow; and if the duration does not belong to the time range, determining that an exception exists in the execution process of the control flow.
The time counting can be started when the monitoring point is determined to be the passing point, so as to obtain the time length passing through the passing point, and then the time length is compared with the time range. If the duration does not exceed the time range, determining that no exception exists in the execution process of the control flow; and if the duration exceeds the time range, determining that an exception exists in the execution process of the control flow.
And step 106, when the execution process of the control flow is determined to be abnormal, sending an alarm to the chip.
When it is determined that there is an abnormality in the execution process of the control flow, an alarm may be sent to the chip, and the alarm mode is not limited in this embodiment. After the chip receives the alarm, certain security measures can be taken, such as disable ROM, erase sensitive data (e.g., keys), and the like.
For ease of understanding, the flow of monitoring the control flow will be described below by taking the flowchart shown in fig. 2 as an example. Firstly, a control flow selecting unit selects a control flow from a control flow sequence according to Boot Pin and Life Cycle, and loads the selected control flow to a control flow detecting unit, the control flow detecting unit monitors the control flow according to software control flow information provided by a ROM Controller and a confirmation sequence FIFO, and when the execution process of the control flow is determined to be abnormal, alarm information is sent to an alarm unit.
In the embodiment, the characteristic that the control flow of the Boot ROM is relatively fixed is utilized, all possible control flows are preset, an expected control flow sequence is automatically selected to be compared with the current control flow, route points are checked, points are forbidden, and a time range is introduced. The method is easy to implement, has good safety, is suitable for most SOC, and can greatly enhance the safety of the Boot ROM, thereby enhancing the safety of the whole SOC.
To sum up, the control flow monitoring method that this application embodiment provided, because when carrying out the control flow, can obtain the instruction address of every instruction in the control flow through hardware, whether the executive process of detecting the control flow according to the instruction address exists unusually again, when confirming that the executive process of control flow exists unusually, send an alarm to the chip, like this, can monitor every instruction in the control flow, just also can detect all unusualities of control flow, improved the monitoring effect to the control flow.
Referring to fig. 3, a block diagram of a control flow monitoring apparatus provided in an embodiment of the present application is shown, where the control flow monitoring apparatus may be applied to a chip. The control flow monitoring apparatus may include:
a determining module 310, configured to determine a control flow to be executed when a chip is started;
the obtaining module 320 is configured to obtain, through hardware, an instruction address of each instruction in the control flow when the control flow is executed;
the detection module 330 is configured to detect whether an execution process of the control flow is abnormal according to the instruction address;
and the alarm module 340 is configured to send an alarm to the chip when it is determined that the execution process of the control flow is abnormal.
In an optional embodiment, the detection module 330 is further configured to:
comparing the instruction address with monitoring addresses of a plurality of preset monitoring points;
when the instruction address is the same as the monitoring address of one monitoring point, acquiring the type of the monitoring point;
and detecting whether the execution process of the control flow has an exception or not according to the type of the monitoring point.
In an optional embodiment, the detection module 330 is further configured to:
and when the monitoring point is a forbidden point, determining that the execution process of the control flow has an exception, wherein the forbidden point is the monitoring point which the control flow is forbidden to pass through in the execution process.
In an optional embodiment, the detection module 330 is further configured to:
when the monitoring point is a confirmation point, reading data to be verified from the confirmation sequence first-in first-out queue, and when the confirmation point is a path, writing the monitoring point of appointed data into the confirmation sequence first-in first-out queue;
if the read data to be verified is the same as the appointed data corresponding to the confirmation point, determining that no exception exists in the execution process of the control flow;
and if the data to be verified is not read out, or if the read data to be verified is different from the appointed data corresponding to the confirmation point, determining that the execution process of the control flow is abnormal.
In an optional embodiment, the detection module 330 is further configured to:
when the monitoring point is a passing point, acquiring the time length of the control flow passing through the passing point, wherein the passing point is the monitoring point required to pass through in a specified time range;
if the duration belongs to the time range, determining that no exception exists in the execution process of the control flow;
and if the duration does not belong to the time range, determining that an exception exists in the execution process of the control flow.
In an alternative embodiment, the instruction address is characterized by a central processing unit CPU internal program pointer register or an address where the CPU accesses a Boot ROM controller.
In an optional embodiment, the determining module 310 is further configured to:
acquiring equipment selection information and life cycle information of the chip, wherein the equipment selection information is used for indicating the selected and started external equipment, and the life cycle information is used for indicating the state of the life cycle of the chip;
selecting one control flow matching the device selection information and the lifecycle information from the plurality of control flows;
and determining the selected control flow as the control flow required to be executed when the chip is started.
To sum up, the control flow monitoring device that this application embodiment provided, because when carrying out the control flow, can acquire the instruction address of every instruction in the control flow through hardware, whether the executive process of detecting the control flow according to the instruction address exists unusually again, when the executive process of confirming the control flow exists unusually, send an alarm to the chip, like this, can monitor every instruction in the control flow, just also can detect all unusualities of control flow, improved the monitoring effect to the control flow.
One embodiment of the present application provides a computer-readable storage medium having at least one instruction stored therein, the at least one instruction being loaded and executed by a processor to implement the control flow monitoring method as described above.
One embodiment of the present application provides a chip, which includes a processor and a memory, where the memory stores at least one instruction, and the instruction is loaded and executed by the processor to implement the control flow monitoring method as described above.
It should be noted that: the control flow monitoring device provided in the above embodiment is exemplified by only the division of the functional modules when performing control flow monitoring, and in practical applications, the functions may be allocated to different functional modules as needed, that is, the internal structure of the control flow monitoring device is divided into different functional modules to complete all or part of the functions described above. In addition, the control flow monitoring device and the control flow monitoring method provided by the above embodiments belong to the same concept, and specific implementation processes thereof are detailed in the method embodiments and are not described herein again.
It will be understood by those skilled in the art that all or part of the steps for implementing the above embodiments may be implemented by hardware, or may be implemented by a program instructing relevant hardware, where the program may be stored in a computer-readable storage medium, and the above-mentioned storage medium may be a read-only memory, a magnetic disk or an optical disk, etc.
The above description should not be taken as limiting the embodiments of the present application, and any modifications, equivalents, improvements, etc. made within the spirit and principle of the embodiments of the present application should be included in the scope of the embodiments of the present application.
Claims (9)
1. A control flow monitoring method, the method comprising:
determining a control flow required to be executed when a chip is started;
when the control flow is executed, acquiring an instruction address of each instruction in the control flow through hardware;
detecting whether an execution process of the control flow is abnormal or not according to the instruction address;
and when the execution process of the control flow is determined to be abnormal, an alarm is sent to the chip.
2. The method of claim 1, wherein the detecting whether an exception exists in the execution process of the control flow according to the instruction address comprises:
comparing the instruction address with monitoring addresses of a plurality of preset monitoring points;
when the instruction address is the same as the monitoring address of one monitoring point, acquiring the type of the monitoring point;
and detecting whether the execution process of the control flow is abnormal or not according to the type of the monitoring point.
3. The method of claim 2, wherein the detecting whether the execution process of the control flow is abnormal according to the type of the monitoring point comprises:
and when the monitoring point is a forbidden point, determining that an exception exists in the execution process of the control flow, wherein the forbidden point is the monitoring point which the control flow is forbidden to pass through in the execution process.
4. The method of claim 2, wherein the detecting whether the execution process of the control flow is abnormal according to the type of the monitoring point comprises:
when the monitoring point is a confirmation point, reading data to be verified from a confirmation sequence first-in first-out queue, wherein the confirmation point is a monitoring point which needs to write appointed data into the confirmation sequence first-in first-out queue when the monitoring point is a path;
if the read data to be verified is the same as the appointed data corresponding to the confirmation point, determining that no abnormity exists in the execution process of the control flow;
and if the data to be verified is not read out, or if the read data to be verified is different from the appointed data corresponding to the confirmation point, determining that the execution process of the control flow is abnormal.
5. The method of claim 2, wherein the detecting whether the execution process of the control flow is abnormal according to the type of the monitoring point comprises:
when the monitoring point is a passing point, acquiring the time length of the control flow passing through the passing point, wherein the passing point is a monitoring point required to pass through in a specified time range;
if the duration belongs to the time range, determining that no exception exists in the execution process of the control flow;
and if the duration does not belong to the time range, determining that an exception exists in the execution process of the control flow.
6. The method according to any one of claims 1 to 5, wherein the instruction address is characterized by a Central Processing Unit (CPU) internal program pointer register or an address where the CPU accesses a Boot ROM controller.
7. The method of claim 1, wherein the determining a control flow to be executed when the chip is started comprises:
acquiring device selection information and life cycle information of the chip, wherein the device selection information is used for indicating an external device selected to be started, and the life cycle information is used for indicating the state of the life cycle of the chip;
selecting one control flow from a plurality of control flows that matches the device selection information and the lifecycle information;
and determining the selected control flow as the control flow required to be executed when the chip is started.
8. A control flow monitoring device, the device comprising:
the determining module is used for determining the control flow required to be executed when the chip is started;
the acquisition module is used for acquiring the instruction address of each instruction in the control flow through hardware when the control flow is executed;
the detection module is used for detecting whether an execution process of the control flow is abnormal or not according to the instruction address;
and the alarm module is used for sending an alarm to the chip when the execution process of the control flow is determined to be abnormal.
9. A computer-readable storage medium having stored therein at least one instruction that is loaded and executed by a processor to implement the control flow monitoring method of any of claims 1 to 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011375641.7A CN112165499B (en) | 2020-12-01 | 2020-12-01 | Control flow monitoring method and device and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011375641.7A CN112165499B (en) | 2020-12-01 | 2020-12-01 | Control flow monitoring method and device and storage medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112165499A true CN112165499A (en) | 2021-01-01 |
| CN112165499B CN112165499B (en) | 2021-02-12 |
Family
ID=73865893
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011375641.7A Active CN112165499B (en) | 2020-12-01 | 2020-12-01 | Control flow monitoring method and device and storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112165499B (en) |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN202267954U (en) * | 2011-09-29 | 2012-06-06 | 西北工业大学 | Bus monitoring and debugging control device |
| CN104615412A (en) * | 2015-02-10 | 2015-05-13 | 清华大学 | Control flow executing method and system based on trigger instruction structure |
| CN109711161A (en) * | 2018-12-03 | 2019-05-03 | 联想(北京)有限公司 | A kind of monitoring method and electronic equipment |
| CN109753309A (en) * | 2017-11-06 | 2019-05-14 | 中天安泰（北京）信息技术有限公司 | The method and device for preventing instruction from illegally falsely using |
| CN111367938A (en) * | 2020-03-04 | 2020-07-03 | 海南金盘智能科技股份有限公司 | Database instruction generation method and device and computer storage medium |
| CN111427704A (en) * | 2020-03-13 | 2020-07-17 | 平安科技（深圳）有限公司 | Remote monitoring method, device and equipment for configuration instruction and storage medium |
-
2020
- 2020-12-01 CN CN202011375641.7A patent/CN112165499B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN202267954U (en) * | 2011-09-29 | 2012-06-06 | 西北工业大学 | Bus monitoring and debugging control device |
| CN104615412A (en) * | 2015-02-10 | 2015-05-13 | 清华大学 | Control flow executing method and system based on trigger instruction structure |
| CN109753309A (en) * | 2017-11-06 | 2019-05-14 | 中天安泰（北京）信息技术有限公司 | The method and device for preventing instruction from illegally falsely using |
| CN109711161A (en) * | 2018-12-03 | 2019-05-03 | 联想(北京)有限公司 | A kind of monitoring method and electronic equipment |
| CN111367938A (en) * | 2020-03-04 | 2020-07-03 | 海南金盘智能科技股份有限公司 | Database instruction generation method and device and computer storage medium |
| CN111427704A (en) * | 2020-03-13 | 2020-07-17 | 平安科技（深圳）有限公司 | Remote monitoring method, device and equipment for configuration instruction and storage medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112165499B (en) | 2021-02-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9081954B2 (en) | Verifying firmware integrity of a device | |
| US7565579B2 (en) | Post (power on self test) debug system and method | |
| US8738977B2 (en) | Yield-enhancing device failure analysis | |
| US9202060B2 (en) | Method for secure self-booting of an electronic device | |
| US20080016415A1 (en) | Evaluation system and method | |
| US9753870B2 (en) | Hardware monitor with context switching and selection based on a data memory access and for raising an interrupt when a memory access address is outside of an address range of the selected context | |
| CN110851352A (en) | Fuzzy test system and terminal equipment | |
| US9711241B2 (en) | Method and apparatus for optimized memory test status detection and debug | |
| CN112165499B (en) | Control flow monitoring method and device and storage medium | |
| EP3765965B1 (en) | Static software analysis tool approach to determining breachable common weakness enumerations violations | |
| US7484147B2 (en) | Semiconductor integrated circuit | |
| CN113129991B (en) | Chip safety protection method and circuit for ROMBIST test | |
| CN112995656B (en) | Abnormality detection method and system for image processing circuit | |
| CN115906046A (en) | Trusted computing system and measurement method based on trusted computing system | |
| CN114780412A (en) | Page testing method, system, device and medium | |
| CN114564903A (en) | Chip simulation design verification method, device, equipment and medium | |
| CN111124814A (en) | SOC memory access monitoring method and device and computer equipment | |
| CN111027057A (en) | Detection method and device for chip hidden hardware and storage medium | |
| CN117236277B (en) | Method and device for checking register and electronic equipment | |
| CN110476153A (en) | The method and electronic equipment of access instruction SRAM | |
| CN116052755A (en) | RPMB function test method, device, computer equipment and storage medium | |
| JP2014232478A (en) | Operation monitoring device and operation monitoring method | |
| CN117033237A (en) | Log test method and device, electronic equipment and storage medium | |
| CN116451241A (en) | Method and device for controlling trusted execution of embedded device, medium and embedded device | |
| CN116524987A (en) | RPMB test method, device, computer equipment and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |