CN112134574A - Method and device for storing path metric information, electronic equipment and storage medium - Google Patents

Method and device for storing path metric information, electronic equipment and storage medium Download PDF

Info

Publication number
CN112134574A
CN112134574A CN202011316516.9A CN202011316516A CN112134574A CN 112134574 A CN112134574 A CN 112134574A CN 202011316516 A CN202011316516 A CN 202011316516A CN 112134574 A CN112134574 A CN 112134574A
Authority
CN
China
Prior art keywords
path metric
metric information
information
state
current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202011316516.9A
Other languages
Chinese (zh)
Inventor
张雷鸣
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yizhao Micro Electronics Hangzhou Co Ltd
Original Assignee
Yizhao Micro Electronics Hangzhou Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yizhao Micro Electronics Hangzhou Co Ltd filed Critical Yizhao Micro Electronics Hangzhou Co Ltd
Priority to CN202011316516.9A priority Critical patent/CN112134574A/en
Publication of CN112134574A publication Critical patent/CN112134574A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/23Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using convolutional codes, e.g. unit memory codes

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)

Abstract

The invention provides a method and a device for storing path metric information, electronic equipment and a storage medium, wherein the method comprises the following steps: determining current path measurement information of each state at the current time; determining storage state sequence information corresponding to the current moment according to a predetermined state updating rule for storing each path metric information; storing the current path metric information based on the storage state order information. The technical scheme of the embodiment of the invention solves the problems that in the prior art, when the path metric information corresponding to a certain moment is obtained, the path metric information is read from one storage block, the result is stored into another storage block after the result calculation is finished, and the reading and writing times at the next moment are opposite, so that the decoding operation is finished. At the moment, two RAM storage blocks are required to be occupied, the number of occupied storage blocks is large, the problem of power consumption increase exists, and the technical effects of reducing the number of path measurement storage RAM storage blocks and reducing the power consumption are achieved.

Description

Method and device for storing path metric information, electronic equipment and storage medium
Technical Field
The embodiment of the invention relates to the technical field of communication, in particular to a path metric information storage method and device, electronic equipment and a storage medium.
Background
The convolutional code is a channel code with excellent performance, and the encoder and the decoder of the convolutional code have simple structures and stronger error correction capability and are widely applied to various communication systems. The viterbi decoding method is a convolutional coding maximum likelihood decoding algorithm. The Viterbi decoding algorithm can be divided into parallel decoding and serial decoding, in order to save resources, a serial decoding method is usually adopted, a single adding and comparing module is adopted for the serial decoding, the survivor paths and path metrics of all states of a sampling point are calculated in a multi-cycle mode, and the survivor paths and the path metrics are usually stored by using an RAM.
At present, when serial decoding is performed, a path metric value of a certain state at the previous moment needs to be taken first, and a current path metric value in the current state is calculated and stored according to a received value. Because the read and write states may be different due to the state jump, two RAMs are usually used to store the path metric information during actual implementation, the path metric information stored in one RAM is read when the path metric information at a certain time is calculated, the calculation result is written into the other RAM, the read and write times at the next time are opposite, and the decoding operation is sequentially completed according to the mode. When two RAMs are adopted to store path measurement information, the technical problems that the occupied area is large, and the decoding efficiency is low due to inconvenience in reading and writing exist.
Disclosure of Invention
The invention provides a path metric information storage method, a path metric information storage device, an electronic device and a storage medium, and aims to achieve the technical effects of reducing the number of path metric storage RAM (random access memory) storage blocks and improving the decoding efficiency.
In a first aspect, an embodiment of the present invention provides a method for storing path metric information, where the method includes:
determining current path measurement information of each state at the current time;
determining storage state sequence information corresponding to the current moment according to a predetermined state updating rule for storing each path metric information;
storing the current path metric information based on the storage state order information.
In a second aspect, an embodiment of the present invention further provides a storage apparatus for path metric information, where the apparatus includes:
a current path metric information determining module, configured to determine current path metric information of each state at a current time;
the storage state sequence information determining module is used for determining the storage state sequence information corresponding to the current moment according to a predetermined state updating rule for storing the path metric information;
and the current path metric information storage module is used for storing the current path metric information based on the storage state sequence information.
In a third aspect, an embodiment of the present invention further provides an electronic device, where the electronic device includes:
one or more processors;
a storage device for storing one or more programs,
when the one or more programs are executed by the one or more processors, the one or more processors implement the method for storing path metric information according to any of the embodiments of the present invention.
In a fourth aspect, the present invention further provides a storage medium containing computer-executable instructions, which when executed by a computer processor, are used to perform the method for storing path metric information according to any one of the embodiments of the present invention.
According to the technical scheme of the embodiment of the invention, the storage state sequence information corresponding to the current moment is determined according to the predetermined state updating rule corresponding to the path metric information while the path metric information of the current moment is determined, and the corresponding path metric information is stored based on the updated storage state sequence information, so that the technical problems that the number of path metric RAMs is large when the read-write operation is realized, and certain error rate exists when information is written and decoded based on the large number of path metric RAMs, so that the decoding efficiency is low in the prior art are solved, and the technical effects of reducing the number of storage blocks of the path metric RAM and improving the decoding efficiency are realized.
Drawings
In order to more clearly illustrate the technical solutions of the exemplary embodiments of the present invention, a brief description is given below of the drawings used in describing the embodiments. It should be clear that the described figures are only views of some of the embodiments of the invention to be described, not all, and that for a person skilled in the art, other figures can be derived from these figures without inventive effort.
Fig. 1 is a schematic flowchart illustrating a method for storing path metric information according to an embodiment of the present invention;
fig. 2 is a schematic diagram illustrating a method for storing path metric information according to a second embodiment of the present invention;
FIG. 3 is a diagram illustrating the read/write timing of the path metric RAM according to the second embodiment of the present invention;
FIG. 4 is a diagram illustrating the state information of the path metric RAM according to a second embodiment of the present invention;
fig. 5 is a schematic structural diagram of a storage apparatus for path metric information according to a third embodiment of the present invention;
fig. 6 is a schematic structural diagram of an electronic device according to a fourth embodiment of the present invention.
Detailed Description
The present invention will be described in further detail with reference to the accompanying drawings and examples. It is to be understood that the specific embodiments described herein are merely illustrative of the invention and are not limiting of the invention. It should be further noted that, for the convenience of description, only some of the structures related to the present invention are shown in the drawings, not all of the structures.
Example one
Fig. 1 is a flowchart illustrating a method for storing path metric information according to an embodiment of the present invention, where this embodiment is applicable to a situation where a single-port path metric RAM is used to read and write path metric information, for example, when determining path metric information corresponding to a current time, state information in the path metric RAM corresponding to the path metric information is determined, and the path metric information and the state information are stored correspondingly, the method may be executed by a storage device for path metric information, and the device may be implemented in a form of software and/or hardware.
Before the technical scheme of the embodiment of the invention is introduced, the application scenario can be introduced simply, the convolutional coding is a channel coding with excellent performance, and the encoder and the decoder have simple structures and stronger error correction capability and are widely applied to various communication systems. The storage of the path metric information can be realized by using a single-port RAM by utilizing the convolutional coding characteristic, and by adopting the mode, the path metric storage RAM is reduced by half under the condition of the same performance, so that the technical effects of saving resources and reducing power consumption are achieved.
As shown in fig. 1, the method of this embodiment includes:
and S110, determining the current path metric information of each state at the current time.
Here, the current path metric information may be understood as an error accumulation value of a path of each state at the current time. Illustratively, if the current time is tiAn error accumulation value that reaches the current time from the previous time may be determined, and this error accumulation value may be used as the path metric information. The path metric information corresponding to a certain state at the current time may be determined based on the path metric information of multiple states at the previous time, so that the path metric information at the certain state at the current time includes multiple path metric information.
It should be noted that the state corresponding to the current time may include a plurality of states, and the current path metric information corresponding to each state may be determined by using the above manner.
In this embodiment, determining the current path metric information of each state at the current time may be: and determining current path metric information corresponding to each state at the current moment according to the received signal to be processed and the historical path metric information corresponding to each state at the previous moment adjacent to the current moment.
Wherein, if the current time is TiThe previous time adjacent to the current time may be Ti-1. At the previous moment Ti-1Each state in the path storage RAM stores corresponding path metric information, and the stored path metric information is accumulated at the previous i-1 momentsThe value, i.e. the accumulated error value. Accordingly, in order to determine the path metric information corresponding to the current time, the path metric information of each state in the path metric storage RAM at the current time may be determined according to the received signal and the path metric information of each state at the previous time.
Note that, the previous time Ti-1The path metric information in each state is also based on the previous time Ti-2Path metric information for each state.
And S120, determining storage state sequence information corresponding to the current moment according to a predetermined state updating rule for storing the path metric information.
It should be noted that, when determining the path metric information corresponding to each time, it is also necessary to determine the order of the storage states in which the path metric information is stored, so as to determine the path metric information corresponding to the corresponding state in the RAM.
The path metric information can be stored in a path metric RAM, the path metric RAM includes a plurality of storage states, each storage state corresponds to one path metric information, and in order to implement the storage of the path metric information by using a single-port RAM, the order corresponding to the storage states in the path metric RAM can be updated according to the time when the information is received.
The state update rule may be determined according to a shift rule of the shift register, for example, the state update rule in the path metric RAM may be determined according to a constraint length in the codec network. In determining the state update rule in the path metric RAM, the determination may be made according to the current time. That is, the state information corresponding to the path metric information is updated in real time according to the time of day, i.e., the order information of the respective states in the path metric RAM can be determined according to the time of day.
In this embodiment, the state update rule for storing each path metric information may be predetermined, that is, before determining the stored state path metric value corresponding to the current path information corresponding to the current time, the method may be: determining a shift rule of the path metric information stored in the shift register according to the constraint length in the coding and decoding network; and determining a state updating rule of the storage path metric information based on the shifting rule.
Wherein, the constraint length in the codec network is set according to the actual requirement, optionally, the constraint length in the codec network is N =3, and then the storage state in the path metric RAM includes 23Eight, state information in the path metric RAM may be represented in binary, and alternatively, the state information in the path metric RAM may be 000, 001, 010, 011, 100, 101, 110, 111. According to the constraint length, the shift rule of the path metric information stored in the shift register can be determined, and optionally, according to the current time and the constraint length, the cyclic left shift register is determined. The length of the shift register is determined by the time t modulo the N counter.
Specifically, the shift rule of the path metric information stored in the shift register may be determined according to the constraint length in the codec network, and the shift rule may be used as a state update rule of the stored metric information.
In this embodiment, determining a shift rule of the path metric information stored in the shift register according to the constraint length of the codec network includes: and determining a left shift bit number of the path measurement information stored in the shift register according to the ratio relation between the time of receiving the signal information and the constraint length, and generating the shift rule based on the left shift bit number.
Specifically, when signal information is received, the time of receiving the signal information can be determined, according to the time of receiving the signal information and the constraint length of the coding and decoding network, the ratio and the remainder between the time and the constraint length can be determined, the remainder can be used as a shift rule of the stored path measurement information, namely, the number of bits of the circular left shift, and the rule can be used as a circular shift rule. Accordingly, this rule can be taken as a state update rule of the storage state in the path metric RAM.
For example, if the constraint length N =3, and if the remainder of the ratio between the current time and the constraint length is 0, t% N =1, it may be determined that the state information in the path metric RAM is 000, 001, 010, 011, 100, 101, 110, 111; if the remainder of the ratio between the current time and the constraint length is 1, t% N =1, it may be determined that the state information in the path metric RAM is 000, 100, 001, 101, 010, 110, 011, 111; if the remainder of the ratio between the current time and the constraint length is 2, i.e. t% N =2, the state information in the path metric RAM can be determined to be 000, 010, 100, 110, 001, 011, 101, 111. The shift law may be determined based on the remainder of the ratio between the current time and the constraint length.
In this embodiment, after the shift rule stored in the shift register is predetermined, the state update rule of the path metric information may be determined according to the shift rule, so as to determine the stored state sequence information corresponding to the current time, and optionally, the state update rule corresponding to the current time is invoked according to the current time; and based on the state updating rule, adjusting the storage state sequence information for storing the current path metric information.
After receiving the signal information and the received signal information and the path metric information corresponding to each storage state at the previous moment, the path metric information at each storage state at the current moment can be determined, meanwhile, the state updating rule corresponding to the current moment can be determined according to the current moment and the predetermined shifting rule in the shifting register, optionally, the storage state information corresponding to left shifting is circulated, and the state sequence in the path storage RAM can be determined according to the rule.
And S130, storing the current path metric information based on the storage state sequence information.
On the basis of the above technical solution, after determining the path metric information corresponding to the current time and completing updating the storage state in the path storage RAM, the storage state corresponding to the historical path information corresponding to the previous time may be determined, and the current path metric information corresponding to each state may be overlaid on the historical path metric information in the previous state.
When determining the path metric information at the next time, the current path metric information corresponding to each storage state may be used as the historical path metric information, and the path metric information determined at the next time may be used as the current path metric information.
In this embodiment, storing the current path metric information based on the storage state sequence information includes: determining a target storage address corresponding to each current path metric information according to the storage state sequence information; based on the target storage address, storing corresponding current path metric information.
When the storage state sequence corresponding to the storage path metric information changes, the storage position corresponding to the current path metric information at the current moment can be determined, and the current path metric information is stored in the target storage address.
According to the technical scheme of the embodiment of the invention, the storage state sequence information corresponding to the current moment is determined according to the predetermined state updating rule corresponding to the path metric information while the path metric information of the current moment is determined, and the corresponding path metric information is stored based on the updated storage state sequence information, so that the technical problems that the number of path metric RAMs is large when the read-write operation is realized, and certain error rate exists when information is written and decoded based on the large number of path metric RAMs in the prior art are solved, and the technical effects of reducing the number of storage blocks of the path metric RAM and reducing the power consumption are realized.
Example two
Fig. 2 is a schematic diagram of a path metric information storage method according to a second embodiment of the present invention. As an alternative to the above embodiment, it is shown in fig. 2. The technical terms that are the same as or corresponding to the above embodiments are not repeated herein.
The technical solution of the present embodiment can be understood by referring to fig. 2. And a time t% N counter, wherein t can represent the current time and N represents the constraint length in the convolutional encoding network. And according to the time information and the constraint length, the shift rule stored in the shift register can be selected, and the shift register is circularly moved to the left. The path metric RAM is used to store the determined path metric information. And the ACS is used for determining the path metric information corresponding to each storage state at the current moment according to the historical path metric information corresponding to the previous moment and the received signal information. The path metric RAM read-write control logic can firstly read the path metric information corresponding to the two storage states of the ACS respectively, after the calculation is completed, the same address can be used, namely the address of the path metric information corresponding to the input state, and the two path metric information output by the ACS calculation can be stored in the address.
For example, referring to fig. 3, in this embodiment, the constraint length N =3 corresponding to the codec network, and the corresponding read-write timing sequence and the read-write state may be determined according to a remainder of a ratio between a current time and the constraint length, optionally, 2N=8, i.e., coexistence at eight read-write timings. For clarity of describing the technical solution of the present embodiment, the description may be given by taking the example of simultaneously reading two input state path metric information. t%3=0 indicates a time at which a remainder of a ratio of the current time to the constraint length is 0, at which time the read timing of the path metric RAM is R0, R1, and since the time is 0, the write state is W0, W1; the read time sequence is R2 and R3, the write state is W2, the read time sequence is R6 and R7 for W3 …, and the write state is W6 and W7; when t%3=1 indicates a time at which the remainder of the ratio of the current time to the constraint length is 1, the read sequence of the path metric RAM at this time may be R0, R2, and the written states are W2, W3, and the like.
For example, to clearly describe the relationship between the time instants of the received signals of the states stored in the path metric RAM, the technical solution of the present embodiment can be understood by referring to fig. 4 on the basis of fig. 3. This scheme is discussed at this time also in the case where the constraint length is 3. When t% N =0, the state information of the path metric information stored in the path metric RAM may be 000, 001, 010, 011, 100, 101, 110, and 111, which is described by taking the path metric information corresponding to the 000 and 001 states read by the path metric RAM read-write control logic as an example. The states corresponding to the states 000 and 001 are 000 and 100, respectively, if the current time is t% N =1, the historical path metric information stored corresponding to the states 000 and 001 may be acquired, the current path metric information corresponding to t% N =1 may be determined according to the acquired historical path metric information, for the state 000 in t% N =1, the plurality of path metric information corresponding to the state 000 in t% N =1 may be determined from the historical path metric information corresponding to the states 000 and 001 in t% N =0, and the minimum path metric information may be used as the current path metric information. Since the shift law stored in the shift register is determined according to the constraint length, at t% N =1, the path metric RAM state information may be shifted one bit to the left cyclically on the basis of t% N =0, i.e., the path metric RAM state information needs to be updated at each time. At this time t% N =1, the order corresponding to the path metric RAM state information 000 and 001 is the 0 th bit and the 2 nd bit, i.e., R0 and R2, respectively. When t% N =2, the state update rule corresponding to the state information of the path metric RAM is circularly shifted to the left by two bits on the basis of t% N =1, and at this time, the order corresponding to 000 and 001 is the 0 th bit and the 4 th bit, i.e., R0 and R4, respectively. The corresponding path metric information can be read in this way to determine the path metric information corresponding to the current time, and after the calculation is completed, the path RAM state corresponding to the read path metric information at the current time can be determined, and the current path metric information can be stored in the corresponding state.
It should be noted that, this embodiment is described by taking the path metric information corresponding to two states as an example, and the path metric information corresponding to other states may be read and written in the same manner as described above. The method has the advantages that the read-write operation can be realized by using the single-port path storage RAM, the using quantity of the RAM is reduced, and the technical effect of the read-write efficiency is also improved.
According to the technical scheme of the embodiment of the invention, the storage state sequence information corresponding to the current moment is determined according to the predetermined state updating rule corresponding to the path metric information while the path metric information of the current moment is determined, and the corresponding path metric information is stored based on the updated storage state sequence information, so that the technical problems that the number of path metric RAMs is large when the read-write operation is realized, and certain error rate exists when information is written and decoded based on the large number of path metric RAMs, so that the decoding efficiency is low in the prior art are solved, and the technical effects of reducing the number of storage blocks of the path metric RAM and improving the decoding efficiency are realized.
EXAMPLE III
Fig. 5 is a schematic structural diagram of a storage apparatus for path metric information according to a third embodiment of the present invention, where the apparatus can execute the storage method for path metric information provided in this embodiment, and the apparatus includes: a current path metric information determination module 310, a storage state order information determination module 320, and a current path metric information storage module 330.
The current path metric information determining module 310 is configured to determine current path metric information of each state at a current time; a storage state sequence information determining module 320, configured to determine, according to a predetermined state update rule for storing each path metric information, storage state sequence information corresponding to the current time; a current path metric information storage module 330, configured to store the current path metric information based on the storage state sequence information.
On the basis of the foregoing technical solution, the current path metric information determining module 310 is further configured to:
and determining current path metric information corresponding to each state at the current moment according to the received signal to be processed and the historical path metric information corresponding to each state at the previous moment adjacent to the current moment.
On the basis of the foregoing technical solutions, before the storage state sequence information determining module 320 is configured to determine, according to a predetermined state update rule for storing each piece of path metric information, storage state sequence information corresponding to the current time, further configured to:
determining a shift rule of the path metric information stored in the shift register according to the constraint length in the coding and decoding network; and determining a state updating rule of the storage path metric information based on the shifting rule.
On the basis of the foregoing technical solutions, the storage state sequence information determining module 320 is further configured to: and determining a left shift bit number of the path measurement information stored in the shift register according to the ratio relation between the time of receiving the signal information and the constraint length, and generating the shift rule based on the left shift bit number.
On the basis of the above technical solutions, the storage state sequence information determining module is further configured to:
calling a state updating rule corresponding to the current moment according to the current moment; and adjusting storage state sequence information for storing the current path metric information based on the state updating rule.
On the basis of the above technical solutions, the current path metric information storage module is further configured to:
determining a target storage address corresponding to each current path metric information according to the storage state sequence information; based on the target storage address, storing corresponding current path metric information.
According to the technical scheme of the embodiment of the invention, the storage state sequence information corresponding to the current moment is determined according to the predetermined state updating rule corresponding to the path metric information while the path metric information of the current moment is determined, and the corresponding path metric information is stored based on the updated storage state sequence information, so that the technical problems that the number of path metric RAMs is large when the read-write operation is realized, and certain error rate exists when information is written and decoded based on the large number of path metric RAMs, so that the decoding efficiency is low in the prior art are solved, and the technical effects of reducing the number of storage blocks of the path metric RAM and improving the decoding efficiency are realized.
The path metric information storage device provided by the embodiment of the invention can execute the path metric information storage method provided by any embodiment of the invention, and has corresponding functional modules and beneficial effects of the execution method.
It should be noted that, the units and modules included in the system are merely divided according to functional logic, but are not limited to the above division as long as the corresponding functions can be realized; in addition, specific names of the functional units are only for convenience of distinguishing from each other, and are not used for limiting the protection scope of the embodiment of the invention.
Example four
Fig. 6 is a schematic structural diagram of an electronic device according to a fourth embodiment of the present invention. FIG. 6 illustrates a block diagram of an exemplary device 40 suitable for use in implementing embodiments of the present invention. The device 40 shown in fig. 6 is only an example and should not bring any limitation to the function and scope of use of the embodiments of the present invention.
As shown in FIG. 6, device 40 is embodied in a general purpose computing device. The components of device 40 may include, but are not limited to: one or more processors or processing units 401, a system memory 402, and a bus 403 that couples the various system components (including the system memory 402 and the processing unit 401).
Bus 403 represents one or more of any of several types of bus structures, including a memory bus or memory controller, a peripheral bus, an accelerated graphics port, and a processor or local bus using any of a variety of bus architectures. By way of example, such architectures include, but are not limited to, Industry Standard Architecture (ISA) bus, micro-channel architecture (MAC) bus, enhanced ISA bus, Video Electronics Standards Association (VESA) local bus, and Peripheral Component Interconnect (PCI) bus.
Device 40 typically includes a variety of computer system readable media. Such media may be any available media that is accessible by device 40 and includes both volatile and nonvolatile media, removable and non-removable media.
The system memory 402 may include computer system readable media in the form of volatile memory, such as Random Access Memory (RAM) 404 and/or cache memory 405. Device 40 may further include other removable/non-removable, volatile/nonvolatile computer system storage media. By way of example only, storage system 406 may be used to read from and write to non-removable, nonvolatile magnetic media (not shown in FIG. 6, commonly referred to as a "hard drive"). Although not shown in FIG. 6, a magnetic disk drive for reading from and writing to a removable, nonvolatile magnetic disk (e.g., a "floppy disk") and an optical disk drive for reading from or writing to a removable, nonvolatile optical disk (e.g., a CD-ROM, DVD-ROM, or other optical media) may be provided. In these cases, each drive may be connected to the bus 403 by one or more data media interfaces. Memory 402 may include at least one program product having a set (e.g., at least one) of program modules that are configured to carry out the functions of embodiments of the invention.
A program/utility 408 having a set (at least one) of program modules 407 may be stored, for example, in memory 402, such program modules 407 including, but not limited to, an operating system, one or more application programs, other program modules, and program data, each of which examples or some combination thereof may comprise an implementation of a network environment. Program modules 407 generally perform the functions and/or methods of the described embodiments of the invention.
Device 40 may also communicate with one or more external devices 409 (e.g., keyboard, pointing device, display 410, etc.), with one or more devices that enable a user to interact with device 40, and/or with any devices (e.g., network card, modem, etc.) that enable device 40 to communicate with one or more other computing devices. Such communication may be through input/output (I/O) interface 411. Also, device 40 may communicate with one or more networks (e.g., a Local Area Network (LAN), a Wide Area Network (WAN), and/or a public network, such as the Internet) via network adapter 412. As shown, network adapter 412 communicates with the other modules of device 40 via bus 403. It should be appreciated that although not shown in FIG. 6, other hardware and/or software modules may be used in conjunction with device 40, including but not limited to: microcode, device drivers, redundant processing units, external disk drive arrays, RAID systems, tape drives, and data backup storage systems, among others.
The processing unit 401 executes various functional applications and data processing by executing programs stored in the system memory 402, for example, to implement the path metric information storage method provided by the embodiment of the present invention.
EXAMPLE five
An embodiment of the present invention also provides a storage medium containing computer-executable instructions, which when executed by a computer processor, are configured to perform a path metric information storage method.
The method comprises the following steps:
determining current path measurement information of each state at the current time;
determining storage state sequence information corresponding to the current moment according to a predetermined state updating rule for storing each path metric information;
storing the current path metric information based on the storage state order information.
Computer storage media for embodiments of the invention may employ any combination of one or more computer-readable media. The computer readable medium may be a computer readable signal medium or a computer readable storage medium. A computer readable storage medium may be, for example, but not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or any combination of the foregoing. More specific examples (a non-exhaustive list) of the computer readable storage medium would include the following: an electrical connection having one or more wires, a portable computer diskette, a hard disk, a Random Access Memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or flash memory), an optical fiber, a portable compact disc read-only memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the foregoing. In the context of this document, a computer readable storage medium may be any tangible medium that can contain, or store a program for use by or in connection with an instruction execution system, apparatus, or device.
A computer readable signal medium may include a propagated data signal with computer readable program code embodied therein, for example, in baseband or as part of a carrier wave. Such a propagated data signal may take many forms, including, but not limited to, electro-magnetic, optical, or any suitable combination thereof. A computer readable signal medium may also be any computer readable medium that is not a computer readable storage medium and that can communicate, propagate, or transport a program for use by or in connection with an instruction execution system, apparatus, or device.
Program code embodied on a computer readable medium may be transmitted using any appropriate medium, including but not limited to wireless, wireline, optical fiber cable, RF, etc., or any suitable combination of the foregoing.
Computer program code for carrying out operations for embodiments of the present invention may be written in any combination of one or more programming languages, including an object oriented programming language such as Java, Smalltalk, C + + or the like and conventional procedural programming languages, such as the "C" programming language or similar programming languages. The program code may execute entirely on the user's computer, partly on the user's computer, as a stand-alone software package, partly on the user's computer and partly on a remote computer or entirely on the remote computer or server. In the case of a remote computer, the remote computer may be connected to the user's computer through any type of network, including a Local Area Network (LAN) or a Wide Area Network (WAN), or the connection may be made to an external computer (for example, through the Internet using an Internet service provider).
It is to be noted that the foregoing is only illustrative of the preferred embodiments of the present invention and the technical principles employed. It will be understood by those skilled in the art that the present invention is not limited to the particular embodiments described herein, but is capable of various obvious changes, rearrangements and substitutions as will now become apparent to those skilled in the art without departing from the scope of the invention. Therefore, although the present invention has been described in greater detail by the above embodiments, the present invention is not limited to the above embodiments, and may include other equivalent embodiments without departing from the spirit of the present invention, and the scope of the present invention is determined by the scope of the appended claims.

Claims (10)

1. A method for storing path metric information, comprising:
determining current path measurement information of each state at the current time;
determining storage state sequence information corresponding to the current moment according to a predetermined state updating rule for storing each path metric information;
storing the current path metric information based on the storage state order information.
2. The method of claim 1, wherein determining the current path metric information for each state at the current time comprises:
and determining current path metric information corresponding to each state at the current moment according to the received signal to be processed and the historical path metric information corresponding to each state at the previous moment adjacent to the current moment.
3. The method according to claim 1, before determining the stored state sequence information corresponding to the current time according to a predetermined state update rule for storing each path metric information, further comprising:
determining a shift rule of the path metric information stored in the shift register according to the constraint length in the coding and decoding network;
and determining a state updating rule of the storage path metric information based on the shifting rule.
4. The method of claim 3, wherein determining the shift rule of the path metric information stored in the shift register according to the constraint length in the codec network comprises:
and determining a left shift bit number of the path measurement information stored in the shift register according to the ratio relation between the time of receiving the signal information and the constraint length, and generating the shift rule based on the left shift bit number.
5. The method according to claim 1, wherein determining the stored state sequence information corresponding to the current time according to a predetermined state update rule for storing each path metric information includes:
calling a state updating rule corresponding to the current moment according to the current moment;
and adjusting storage state sequence information for storing the current path metric information based on the state updating rule.
6. The method of claim 1, wherein storing the current path metric information based on the stored state order information comprises:
determining a target storage address corresponding to each current path metric information according to the storage state sequence information;
based on the target storage address, storing corresponding current path metric information.
7. An apparatus for storing path metric information, comprising:
a current path metric information determining module, configured to determine current path metric information of each state at a current time;
the storage state sequence information determining module is used for determining the storage state sequence information corresponding to the current moment according to a predetermined state updating rule for storing the path metric information;
and the current path metric information storage module is used for storing the current path metric information based on the storage state sequence information.
8. The apparatus of claim 7, wherein the current path metric information determining module is further configured to:
and determining current path metric information corresponding to each state at the current moment according to the received signal to be processed and the historical path metric information corresponding to each state at the previous moment adjacent to the current moment.
9. An electronic device, characterized in that the electronic device comprises:
one or more processors;
a storage device for storing one or more programs,
when executed by the one or more processors, cause the one or more processors to implement a method of storing path metric information as recited in any of claims 1-6.
10. A storage medium containing computer-executable instructions for performing a method of storing path metric information as claimed in any one of claims 1-6 when executed by a computer processor.
CN202011316516.9A 2020-11-23 2020-11-23 Method and device for storing path metric information, electronic equipment and storage medium Pending CN112134574A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202011316516.9A CN112134574A (en) 2020-11-23 2020-11-23 Method and device for storing path metric information, electronic equipment and storage medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202011316516.9A CN112134574A (en) 2020-11-23 2020-11-23 Method and device for storing path metric information, electronic equipment and storage medium

Publications (1)

Publication Number Publication Date
CN112134574A true CN112134574A (en) 2020-12-25

Family

ID=73852452

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202011316516.9A Pending CN112134574A (en) 2020-11-23 2020-11-23 Method and device for storing path metric information, electronic equipment and storage medium

Country Status (1)

Country Link
CN (1) CN112134574A (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1209693A (en) * 1997-06-10 1999-03-03 日本电气株式会社 Vital ratio decoder
CN1787386A (en) * 2004-12-08 2006-06-14 中兴通讯股份有限公司 Method for path measuring me mory of viterbi decoder
CN1830151A (en) * 2003-07-25 2006-09-06 松下电器产业株式会社 Viterbi decoder
CN102298613A (en) * 2011-07-27 2011-12-28 余东 Information storage system and information storage method

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1209693A (en) * 1997-06-10 1999-03-03 日本电气株式会社 Vital ratio decoder
CN1830151A (en) * 2003-07-25 2006-09-06 松下电器产业株式会社 Viterbi decoder
CN1787386A (en) * 2004-12-08 2006-06-14 中兴通讯股份有限公司 Method for path measuring me mory of viterbi decoder
CN102298613A (en) * 2011-07-27 2011-12-28 余东 Information storage system and information storage method

Similar Documents

Publication Publication Date Title
JPH10107651A (en) Viterbi decoder
US20050157823A1 (en) Technique for improving viterbi decoder performance
WO2005011129A1 (en) Viterbi decoder
CN107870780B (en) Data processing apparatus and method
US7725810B2 (en) Decoding of multiple data streams encoded using a block coding algorithm
US20130262787A1 (en) Scalable memory architecture for turbo encoding
JPH09232972A (en) Viterbi decoder
KR20010014975A (en) Decoding method and apparatus
EP1739843B1 (en) Power efficient Viterbi decoder
CN112134574A (en) Method and device for storing path metric information, electronic equipment and storage medium
JP4090996B2 (en) Data decryption method using data window
CN1787386A (en) Method for path measuring me mory of viterbi decoder
KR100262303B1 (en) Survivor path trace back method in decoding with viterbi algorithm and apparatus thereof
EP1058392A1 (en) Method for implementing a plurality of add-compare-select butterfly operations in parallel, in a data processing system
CN118138062A (en) Soft decision Viterbi decoding method based on ultra-long instruction word architecture DSP
JPS6326035A (en) Viterbi decoder
JP3260714B2 (en) Viterbi decoding device and Viterbi decoding method
US20070230606A1 (en) Viterbi traceback
US7647547B2 (en) Turbo decoder with reduced-size branch metric cache
JPH10209882A (en) Method for decoding viterbi
KR100277467B1 (en) Viterbi Decoder
JPH0722969A (en) Arithmetic unit
JP3231647B2 (en) Viterbi decoder
KR100259194B1 (en) Viterbi decoder
CN117312189A (en) Method and device for realizing fast block interleaving or de-interleaving by utilizing single chip memory

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20201225

RJ01 Rejection of invention patent application after publication