CN112040284A - Synchronous display control method and device of multiple display screens and storage medium - Google Patents
Synchronous display control method and device of multiple display screens and storage medium Download PDFInfo
- Publication number
- CN112040284A CN112040284A CN202010584768.3A CN202010584768A CN112040284A CN 112040284 A CN112040284 A CN 112040284A CN 202010584768 A CN202010584768 A CN 202010584768A CN 112040284 A CN112040284 A CN 112040284A
- Authority
- CN
- China
- Prior art keywords
- level
- processing parameters
- synchronous
- processing
- transmitter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/41—Structure of client; Structure of client peripherals
- H04N21/4104—Peripherals receiving signals from specially adapted client devices
- H04N21/4122—Peripherals receiving signals from specially adapted client devices additional display device, e.g. video projector
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
- G06F3/1423—Digital output to display device ; Cooperation and interconnection of the display device with other functional units controlling a plurality of local displays, e.g. CRT and flat panel display
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
- H04N21/4302—Content synchronisation processes, e.g. decoder synchronisation
- H04N21/4307—Synchronising the rendering of multiple content streams or additional data on devices, e.g. synchronisation of audio on a mobile phone with the video output on the TV screen
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/60—Network structure or processes for video distribution between server and client or between remote clients; Control signalling between clients, server and network components; Transmission of management data between server and client, e.g. sending from server to client commands for recording incoming content stream; Communication details between server and client
- H04N21/63—Control signaling related to video distribution between client, server and network components; Network processes for video distribution between server and clients or between remote clients, e.g. transmitting basic layer and enhancement layers over different transmission paths, setting up a peer-to-peer communication via Internet between remote STB's; Communication protocols; Addressing
- H04N21/643—Communication protocols
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
- H04N5/445—Receiver circuitry for the reception of television signals according to analogue transmission standards for displaying additional information
- H04N5/44504—Circuit details of the additional information generator, e.g. details of the character or graphics signal generator, overlay mixing circuits
Abstract
The application relates to a synchronous display control method, a synchronous display control device and a synchronous display control storage medium for multiple display screens, which belong to the technical field of computers, and the method comprises the following steps: receiving the kth frame video source information; reading and processing related data of the video source information of the kth frame when the processing time is reached to obtain an initial processing parameter; the processing time is used for controlling the n-level transmitters to simultaneously read related data of the same frame of video source information; synchronizing the processing parameters of the n-level transmitter based on the initial processing parameters to obtain synchronous processing parameters; and sending the video information processed according to the synchronous processing parameters to a display screen connected with the ith-level transmitter. Because the related data of the kth frame of video source information is read for processing when the processing time is reached, different transmitters can be ensured to read the related data of the same frame of video source information at the same time, thereby eliminating the time delay of starting processing the video source by different transmitters and further eliminating the problem of display screen display asynchronization.
Description
Technical Field
The application relates to a synchronous display control method and device of multiple display screens and a storage medium, and belongs to the technical field of computers.
Background
Existing display screens typically use a combination of multiple display screens, one or more of which are connected to a transmitter that is connected to a video source.
In order to ensure that the displays of the screens connected to the different transmitters are synchronized, the video sources are usually synchronized.
However, a plurality of image algorithms, such as an HDR image synthesis algorithm, a noise reduction algorithm, etc., are run in the transmitter, and at this time, the transmitter performs secondary processing on the synchronized video source, and the time delay for starting processing may be different between different transmitters, thereby causing asynchronous display of display screens connected to different transmitters.
Disclosure of Invention
The application provides a synchronous display control method, a synchronous display control device and a synchronous display control storage medium for multiple display screens, which can solve the problem that display of the display screens connected with different transmitters is asynchronous due to different processing starting time delays among the different transmitters. The application provides the following technical scheme:
in a first aspect, a synchronous display control method for multiple display screens is provided, where the multiple display screens are connected to n-level transmitters, the display screens connected to different transmitters are different, and each transmitter is configured to process received video source information; n is an integer greater than 1; the method is used in the i-th level transmitter after cascade connection, i is more than or equal to 1 and less than or equal to n, and the method comprises the following steps:
receiving video source information of a kth frame, wherein k is a positive integer;
reading and processing the related data of the k frame video source information when the processing time is reached to obtain an initial processing parameter; the initial processing parameter is used for indicating a processing mode of the kth frame video source information; the processing time is used for controlling the n-level transmitters to simultaneously read related data of the same frame of video source information;
synchronizing the processing parameters of the n-level transmitter based on the initial processing parameters to obtain synchronous processing parameters;
and sending the video information processed according to the synchronous processing parameters to a display screen connected with the ith-level sender.
Optionally, 1 < i < n, and the synchronizing the processing parameters of the n-level transmitter based on the initial processing parameters to obtain synchronized processing parameters includes:
receiving processing parameters of the (i + 1) th level sent by an (i + 1) th level sender based on a preset transmission protocol, wherein the processing parameters of the (i + 1) th level comprise initial processing parameters obtained after the (i + 1) th level sender processes the kth frame video source information;
obtaining an ith-level processing parameter based on the (i + 1) th-level processing parameter and the ith-level initial processing parameter;
sending the processing parameter of the ith level to an i-1 level sender based on the preset transmission protocol, and enabling i to be i-1 until the value of i is 2;
receiving synchronous processing parameters sent by the i-1 level sender based on the preset transmission protocol, wherein the synchronous processing parameters are generated after the 1 level sender combines the processing parameters of the 2 nd level and the initial processing parameters obtained by the 1 st level sender, and the synchronous processing parameters are sent to the i level sender step by step through the 1 st level sender;
and transmitting the synchronization processing parameters transmitted by the i-1 st level transmitter to the i +1 st level transmitter.
Optionally, the synchronizing the processing parameter of the n-level transmitter based on the processing parameter to obtain a synchronized processing parameter includes:
sending initial processing parameters to an i-1 level sender based on a preset transmission protocol, so that the i-1 level sender combines the received initial processing parameters of an nth level sender with the initial processing parameters obtained by the i-1 level sender to obtain the i-1 level processing parameters; sending the processing parameter of the i-1 level to an i-2 level transmitter, and enabling i-1 to be i-2 until the value of i-1 is 2;
receiving the synchronous processing parameters sent by the i-1 st-level sender based on the preset transmission protocol, wherein the synchronous processing parameters are generated after the 1 st-level sender combines the processing parameters of the 2 nd level and the initial processing parameters of the 1 st-level sender, and the synchronous processing parameters are sent to the i-level sender step by step through the 1 st-level sender.
Optionally, if i is 1, the synchronizing the processing parameter of the n-level transmitter based on the processing parameter to obtain a synchronized processing parameter includes:
receiving a processing parameter of the 2 nd level sent by a 2 nd level sender based on a preset transmission protocol;
combining the processing parameters of the 2 nd level and the initial processing parameters obtained by the 1 st level transmitter to generate synchronous processing parameters;
and sending the synchronous processing parameters to the 2 nd-level sender based on the preset transmission protocol so as to send the synchronous processing parameters to cascaded senders at all levels step by step.
Optionally, the initial processing parameters of the i-th level transmitter include algorithm parameters of a high dynamic range image HDR image synthesis algorithm, the algorithm parameters including whether to start HDR algorithm identification, an image luminance maximum value, a mean of image luminance logarithms, a mean of image luminance reconstruction logarithms, a maximum value of reconstructed luminance pixel values, and a minimum value of reconstructed luminance pixel values.
Optionally, the synchronizing the processing parameters of the n-level transmitter based on the processing parameters to obtain synchronized processing parameters includes:
when the i-th-level transmitter is a preset designated transmitter, taking the initial processing parameter of the i-level transmitter as a synchronous processing parameter, and gradually transmitting the synchronous processing parameter to other transmitters based on a preset transmission protocol, wherein the other transmitters are transmitters except the designated transmitter in the n-level transmitter; alternatively, the first and second electrodes may be,
and when the i-th-level transmitter is not a preset appointed transmitter, receiving the initial processing parameter of the appointed transmitter based on a preset transmission protocol to obtain the synchronous processing parameter.
Optionally, the initial processing parameters of the i-level transmitter include a row direction offset and a column direction offset of the character-superimposed OSD in the dynamic scrolling mode.
Optionally, the writing, by the n-level transmitter, the kth frame of video source information into the buffer at the same time for the first time, and reading and processing the related data of the kth frame of video source information when the processing time is reached to obtain an initial processing parameter, where the writing includes:
and when the (k + x) th frame of video source information is written in, reading the related data of the (k) th frame of video source information from the cache for processing to obtain the initial processing parameter, wherein x is a positive integer.
Optionally, the preset transmission protocol includes:
when target data are sent, generating synchronous words of the target data according to a preset rule; transmitting the sync word prior to transmitting the target data; the sync word is different from the data content of the target data; generating a frame header of the target data based on a preset frame header generation rule; sending target data with the frame header;
detecting a frame header of a data packet in a detection time window when target data are received; if the frame header is detected in the detection time window, identifying whether the data packet is the data packet of the synchronous word; if the data packet is a data packet of a synchronous word, acquiring the data packet behind the synchronous word to obtain the target data;
wherein the target data comprises initial processing parameters of the i-th level transmitter and/or processing parameters of the i-th level and/or the synchronization processing parameters.
Optionally, the preset transmission protocol further includes:
if the frame header of the data packet is not detected in the detection time window, performing frame header regeneration according to the frame header generation rule; identifying whether a data packet after the reproduced frame header is a data packet of the synchronous word; and if the data packet is a data packet of the synchronous word, acquiring the data packet after the synchronous word to obtain the target data.
In a second aspect, a synchronous display control device of multiple display screens is provided, where the multiple display screens are connected to n-level transmitters, the display screens connected to different transmitters are different, and each transmitter is used to process received video source information; n is an integer greater than 1; the device is used in the ith level transmitter after cascade connection, i is more than or equal to 1 and less than or equal to n, and the device comprises:
the video acquisition module is used for receiving the kth frame video source information, wherein k is a positive integer;
the processing control module is used for reading and processing the related data of the kth frame video source information when the processing time is reached to obtain an initial processing parameter; the initial processing parameter is used for indicating a processing mode of the kth frame video source information; the processing time is used for controlling the n-level transmitters to simultaneously read related data of the same frame of video source information;
a parameter synchronization module, configured to synchronize processing parameters of the n-level transmitter based on the initial processing parameters to obtain synchronization processing parameters;
and the parameter sending module is used for sending the video information processed according to the synchronous processing parameters to a display screen connected with the ith-level sender.
In a third aspect, a synchronous display control apparatus of multiple display screens is provided, the apparatus includes a processor and a memory; the memory stores a program, and the program is loaded and executed by the processor to realize the synchronous display control method of the multi-display screen of the first aspect.
In a fourth aspect, a computer-readable storage medium is provided, in which a program is stored, the program being loaded and executed by the processor to implement the method for controlling synchronous display of multiple display screens of the first aspect.
The beneficial effect of this application lies in: receiving the kth frame video source information; reading and processing related data of the video source information of the kth frame when the processing time is reached to obtain an initial processing parameter; the processing time is used for controlling the n-level transmitters to simultaneously read related data of the same frame of video source information; synchronizing the processing parameters of the n-level transmitter based on the initial processing parameters to obtain synchronous processing parameters; and sending the video information processed according to the synchronous processing parameters to a display screen connected with the ith-level transmitter. After the kth frame of video source information is received, the related data of the kth frame of video source information is read for processing when the processing time is reached, so that different transmitters can be guaranteed to read the related data of the same frame of video source information at the same time, time delay of starting processing of video sources by different transmitters is eliminated, and the problem of display screen display asynchronization caused by different times of starting processing of the video sources by different transmitters is eliminated.
In addition, the synchronous processing parameters are obtained by synchronizing the processing parameters among the transmitters, so that the time difference of processing the data of the video source by each transmitter is eliminated, and the transmitters synchronously transmit the video information to the corresponding display screens, thereby improving the synchronous effect of the display screens.
The foregoing description is only an overview of the technical solutions of the present application, and in order to make the technical solutions of the present application more clear and clear, and to implement the technical solutions according to the content of the description, the following detailed description is made with reference to the preferred embodiments of the present application and the accompanying drawings.
Drawings
FIG. 1 is a schematic structural diagram of a synchronous display control system for multiple display screens according to an embodiment of the present application;
FIG. 2 is a schematic diagram of an n-level transmitter cascade provided by one embodiment of the present application;
FIG. 3 is a flowchart of a method for controlling synchronous display of multiple display screens according to an embodiment of the present application;
FIG. 4 is a schematic diagram of reading related data provided by one embodiment of the present application;
FIG. 5 is a flow diagram of processing parameters after transmission synchronization as provided by one embodiment of the present application;
fig. 6 is a schematic diagram of a detection frame header according to an embodiment of the present application;
FIG. 7 is a schematic diagram of a parameter synchronization process provided by one embodiment of the present application;
fig. 8 is a flow diagram of transmission synchronization processing parameters provided by another embodiment of the present application;
fig. 9 is a diagram illustrating an OSD in a dynamic scrolling mode according to an embodiment of the present application;
FIG. 10 is a block diagram of a synchronous display control apparatus for multiple display screens according to an embodiment of the present application;
fig. 11 is a block diagram of a synchronous display control apparatus for multiple display screens according to an embodiment of the present application.
Detailed Description
The following detailed description of embodiments of the present application will be described in conjunction with the accompanying drawings and examples. The following examples are intended to illustrate the present application but are not intended to limit the scope of the present application.
First, several terms referred to in the present application will be described.
A High Dynamic Range (HDR) image synthesis algorithm is a scene image synthesis algorithm that generates a High-quality realistic effect by using High-speed computer operations, and is an image mapping technique that expresses a luminance Range that exceeds what a display can express. The dynamic range refers to the ratio of the maximum value to the minimum value of the brightness value of the image, and the larger the dynamic range is, the more scene details are displayed on the image, and the visual effect is more vivid. A general conventional image uses a space of one byte, i.e. 8 bits, to store one pixel value, so that the brightness level of the general image is only 256 levels, which cannot meet the requirement of high scene detail requirement in many occasions. The high dynamic range image adopts floating point number multi-byte to store the brightness value of one pixel, and can comprehensively represent the high dynamic range of the natural scene.
Fig. 1 is a schematic structural diagram of a synchronous display control system for multiple display screens according to an embodiment of the present application, and in an embodiment, as shown in fig. 1, the system at least includes: n transmitters 110, the n transmitters 110 being cascaded, n being an integer greater than 1. Each transmitter is connected to a display screen 120 and a video source 130, respectively.
The display screens to which the different transmitters 110 are connected are different, and each transmitter 110 (or transmitter card) is configured to process the received video source information.
The method for processing the video source information includes, but is not limited to: noise reduction processing, HDR image synthesis optimization and the like.
In one embodiment, the display screen 120 is an independent display screen, different transmitters 110 are in communication connection with different independent display screens, and one transmitter can be connected with one or more independent display screens, wherein an independent display screen refers to a screen component capable of independently completing the display of pictures; the multi-display screen refers to a plurality of independent display screens, and the multi-display screen synchronous display is synchronous display between the independent display screens connected to the transmitters 110.
In one embodiment, the display screen 120 is a combined display screen, and the combined display screen includes a plurality of cascaded independent display screens, and the number of the cascaded independent display screens in each combined display screen is the same or different; different transmitters 110 are communicatively coupled to different combination displays; and each independent display screen can be set according to the needs or users to form different combined display screens; the multi-display screen refers to a plurality of combined display screens, and synchronous display of the multi-display screen needs to meet synchronous display of each independent display screen inside each combined display screen and synchronous display among each combined display screen.
Further, in one embodiment, the multi-display screen refers to a small pitch LED display screen.
The different transmitters 110 are connected to a unified video source 130. In addition, the video source 130 received by the different transmitters 110 is a synchronized video source.
Each transmitter 110 includes a storage component and a video processing component.
Wherein, the storage component is used for storing the related data of the video source information received by the transmitter 110. Wherein, the related data of the video source information comprises: information content of the video source information and/or processing parameters of the video source information. In one example, the storage component is a Field Programmable Gate Array (FPGA).
The video processing component is configured to process the video source information received by the transmitter 110, and store the processed processing parameter and the video source information in the storage component.
Alternatively, the n senders 110 may be cascaded based on the order of the IP addresses; or, cascading according to the creation order; alternatively, the present embodiment does not limit the cascade order of the n transmitters 110 based on the order cascade generated randomly. Each cascaded transmitter 110 may include 3 transmitting signal lines and 1 receiving signal line connected to the next transmitter 110, and connected to the previous transmitter 110 through the 3 receiving signal lines and 1 transmitting signal line, and the schematic diagram of the cascade is shown in fig. 2. In practical implementation, the number of the receiving signal lines and the number of the transmitting signal lines may be other values, and the number of the receiving signal lines and the number of the transmitting signal lines are not limited in this embodiment.
In one embodiment, the n-level transmitter includes n transmitters, i.e., each level includes one transmitter, and each transmitter implements cascade synchronization through high-speed cascade communication between cascade interfaces, and each transmitter is connected to the display screen 120.
In one embodiment, the n-level transmitter comprises m transmitters, m > n, i.e. there are cases where the one-level transmitter comprises a plurality of transmitters, and the plurality of transmitters are combined into a transmitter combination. The cascade interface of the first transmitter of each transmitter combination realizes cascade synchronization through high-speed cascade communication, and the plurality of transmitters are combined into the same level and are synchronized only through the first transmitter, so that the time delay caused by processing parameter transmission among the transmitters is reduced, and the synchronous display effect is further improved. It can be understood that the transmitter combination can be regarded as a whole, and the processing parameters of the first transmitter are uploaded to the first transmitter of the adjacent previous transmitter/transmitter combination as the processing parameters of each transmitter in the transmitter combination, and the first transmitter of the transmitter combination is shared with each transmitter in the same transmitter combination after receiving the synchronization processing parameters transmitted by the first transmitter of the previous transmitter/transmitter combination; further, the transmitters between the transmitter combinations may be connected by communication or cascade connection, and are not limited herein. In addition, the ith level transmitter in the following discussion may refer to the ith transmitter, and may also refer to the first transmitter in the ith level transmitter combination. It should be noted that each transmitter in the transmitter combination is connected to the display screen.
Optionally, after the transmitter 110 receives a frame of video source information, the video processing component first processes the frame of video source information to obtain a first processing parameter; storing the first processing parameter and the frame of video source information to a storage component; then, circularly executing the relevant data of the frame video source information read from the storage component, and processing the relevant data to obtain a second processing parameter; and storing the second processing parameter and the frame of video source information to the storage component again until the frame of video source information is processed, wherein the initial processing parameters obtained by the transmitter comprise the first processing parameter and a plurality of second processing parameters. Namely, the process of reading and writing data for processing each frame of video source information exists for a plurality of times.
In order to realize synchronous display of multiple display screens and avoid the problem that the display of the display screens is not synchronous when the video processing components directly send the processed frame video information to corresponding display screens after the video processing components finish processing the frame video information due to different time delays of different transmitters 110 for reading stored related data from the storage components and performing subsequent processing, and/or due to different time required by the video processing components in different transmitters for processing the video, the synchronous display control method of the multiple display screens is provided.
In one embodiment, for an i-th level transmitter (1 ≦ i ≦ n), the i-th level transmitter is configured to: receiving the kth frame video source information; reading and processing related data of the video source information of the kth frame when the processing time is reached to obtain an initial processing parameter; synchronizing the processing parameters of the n-level transmitter based on the initial processing parameters to obtain synchronous processing parameters; and sending the video information processed according to the synchronous processing parameters to a display screen connected with the ith-level transmitter. k is a positive integer.
The initial processing parameter is used for indicating the processing mode of the video source information of the kth frame. Such as: the processing parameters comprise algorithm parameters of an HDR image synthesis algorithm of the high dynamic range image, and the algorithm parameters comprise an identifier of whether the HDR algorithm is started, the maximum value of image brightness, the mean value of image brightness logarithm reconstruction, the maximum value of a reconstructed brightness pixel value and the minimum value of the reconstructed brightness pixel value. For another example: the processing parameters include a row direction offset and a column direction offset of an on-screen display (OSD) in the dynamic scrolling mode.
The processing time is used for controlling the n-level transmitters to simultaneously read related data of the same frame of video source information.
In the embodiment, after the kth frame of video source information is received, the relevant data of the kth frame of video source information is read for processing when the processing time is reached, so that different transmitters can be ensured to read the relevant data of the same frame of video source information at the same time, the time delay of starting processing of video sources by different transmitters is eliminated, and the problem of display screen display asynchronization caused by different time for starting processing of video sources by different transmitters is eliminated.
In addition, the synchronous processing parameters are obtained by synchronizing the processing parameters among the transmitters, so that the time difference of processing the data of the video source by each transmitter is eliminated, and the transmitters synchronously transmit the video information to the corresponding display screens, thereby improving the synchronous effect of the display screens.
Fig. 3 is a flowchart of a method for controlling synchronous display of multiple display screens according to an embodiment of the present application, and this embodiment takes as an example that the method is applied to the system for controlling synchronous display of multiple display screens shown in fig. 1, and an execution subject of each step is an i-th-level transmitter after cascade connection. The method at least comprises the following steps:
Different transmitters receive the k-th frame of video source information at the same time.
And 302, reading and processing related data of the video source information of the kth frame when the processing time is reached to obtain initial processing parameters.
The initial processing parameter of the ith level transmitter is used for indicating the processing mode of the ith level transmitter on the kth frame video source information.
In this embodiment, the initial processing parameters include, but are not limited to, at least one of the following:
the first method comprises the following steps: the initial processing parameters comprise algorithm parameters of an HDR image synthesis algorithm, and the algorithm parameters comprise identification of whether the HDR algorithm is started, the maximum value of image brightness, the mean value of image brightness logarithm reconstruction, the maximum value of reconstruction brightness pixel value and the minimum value of reconstruction brightness pixel value.
And the second method comprises the following steps: the initial processing parameters include a row direction offset and a column direction offset of the character-superimposed OSD in the dynamic scrolling mode.
The processing time is used for controlling the n-level transmitters to simultaneously read related data of the same frame of video source information.
In one embodiment, the n-level transmitter writes the kth frame of video source information in the buffer for the first time at the same time, reads and processes the related data of the kth frame of video source information when the processing time is reached, and obtains an initial processing parameter, including: and when the (k + x) th frame of video source information is written, reading the related data of the (k) th frame of video source information from the cache for processing to obtain an initial processing parameter, wherein x is a positive integer.
The related data of the kth frame video source information includes video data of the kth frame video source, a processing requirement, and/or intermediate data obtained in a processing process, and the like. When the k + x frame video source information is written, the related data of the k frame video source information is read from the cache for processing, the video source information is synchronized video information, and the writing time of the k + x frame video source information of each transmitter is the same, so that the time for reading the related data of the k frame video source information by each transmitter for processing is the same.
In one example, the storage component is an FPGA, and after a video is input to the FPGA, functions such as image processing and frame Rate conversion need to be performed, multiple times of DDR cache is needed, and to ensure video output synchronization, it is required to ensure that video Data output by each transmitter at the same time is a video frame input by an input terminal at the same time, so that specifically, the transmitter controls a timing of reading related Data of video source information of a kth frame by using a Double Data Rate (DDR) cache synchronization policy. Such as: referring to fig. 4, the transmitter configures 4 frames of DDR space for ping-pong buffering of video, wherein the selection of the ping-pong buffering space is controlled by wr _ frm _ cnt [1:0] and rd _ frm _ cnt [1:0], respectively, and the video source information changes once per frame. In order to guarantee data synchronous transmission, the DDR read-write ping-pong buffer count is designed to be rd _ frm _ cnt [1:0] ═ wr _ frm _ cnt [1:0] -2'd 2. That is, when the (k + 2) th frame video source information is written, reading of the relevant data of the (k) th frame video source information is started. In fig. 4, x is 2 as an example, and in other embodiments, x may have other values, and the value of x is not limited in this embodiment.
The way in which the processing parameters of the n-level transmitter are synchronized differs for different initial processing parameters. The following describes the synchronization methods corresponding to the two processing parameters provided in step 303. The synchronization method corresponding to the first processing parameter refers to the synchronization flow shown in fig. 5. The second synchronization method corresponding to the processing parameters refers to the synchronization flow shown in fig. 8.
And step 304, sending the video information processed according to the synchronous processing parameters to a display screen connected with the ith-level transmitter.
After the i-level transmitter determines the synchronous processing parameters, processing the video source information according to the synchronous processing parameters to obtain processed video information; and sending the video information processed according to the synchronous processing parameters to a display screen connected with the i-th level transmitter.
In summary, the synchronous display control method for multiple display screens provided in this embodiment receives the kth frame of video source information; reading and processing related data of the video source information of the kth frame when the processing time is reached to obtain an initial processing parameter; the processing time is used for controlling the n-level transmitters to simultaneously read related data of the same frame of video source information; synchronizing the processing parameters of the n-level transmitter based on the initial processing parameters to obtain synchronous processing parameters; and sending the video information processed according to the synchronous processing parameters to a display screen connected with the ith-level transmitter. After the kth frame of video source information is received, the related data of the kth frame of video source information is read for processing when the processing time is reached, so that different transmitters can be guaranteed to read the related data of the same frame of video source information at the same time, time delay of starting processing of video sources by different transmitters is eliminated, and the problem of display screen display asynchronization caused by different times of starting processing of the video sources by different transmitters is eliminated.
In addition, the synchronous processing parameters are obtained by synchronizing the processing parameters among the transmitters, so that the time difference of processing the data of the video source by each transmitter is eliminated, and the transmitters synchronously transmit the video information to the corresponding display screens, thereby improving the synchronous effect of the display screens.
Optionally, based on the foregoing embodiments, fig. 5 is a flowchart of a synchronous display control method for multiple display screens according to an embodiment of the present application, and this embodiment takes application of the method to the synchronous display control system for multiple display screens shown in fig. 1 as an example for description. Step 303 comprises at least the following steps:
in step 501, the nth level transmitter transmits the initial processing parameters to the nth-1 level transmitter based on a preset transmission protocol.
The initial processing parameter refers to a processing parameter generated by the transmitter at the corresponding level, and the processing parameter at a certain level refers to a processing parameter obtained by the transmitter at the corresponding level combining the processing parameter at the next level and the initial processing parameter of the transmitter. In this embodiment, the initial processing parameter of the nth level transmitter is a processing parameter corresponding to the nth level transmitter itself.
In this embodiment, the preset transmission protocol includes: when target data are sent, generating synchronous words of the target data according to a preset rule; transmitting a sync word before transmitting the target data; the sync word is different from the data content of the target data; generating a frame header of the target data based on a preset frame header generation rule; sending target data with a frame header; detecting a frame header of a data packet in a detection time window when target data are received; if the frame header is detected in the detection time window, identifying whether the data packet is a data packet of the synchronous word; and if the data packet is the data packet of the synchronous word, acquiring the data packet after the synchronous word to obtain the target data.
Wherein the target data comprises initial processing parameters of an i-th level transmitter and/or processing parameters of the i-th level transmitter and/or synchronization processing parameters. In other words, for each level of transmitter, when the transmitter needs to transmit or receive the initial processing parameter, then the target data is the initial processing parameter; when the transmitter needs to transmit or receive the processing parameters of the next-level transmitter, the target data is the processing parameters of the next-level transmitter; when the transmitter needs to transmit or receive the synchronization processing parameter, the target data is the synchronization processing parameter.
The frame header is used for identifying a frame of data. Illustratively, the frame header generation rule is to use a fixed character string with a preset number of bits as the frame header. Such as: the number of bits of the header is 1bit, and the fixed string is 0x 5A. Of course, the frame header generation rule may also be other rules, such as: some command fields and the like may be integrated in the frame header, and the present embodiment does not limit the setting manner of the frame header generation rule.
The sync word is used for data alignment by the receiving end of the data packet.
Optionally, in an embodiment, if the frame header of the packet is not detected within the detection time window, performing frame header regeneration according to a frame header generation rule; identifying whether a data packet behind the reproduced frame header is a data packet of a synchronous word; and if the data packet is the data packet of the synchronous word, acquiring the data packet after the synchronous word to obtain the target data. And if the data packet is not the data packet of the synchronous word, determining the data packet after the regenerated frame header as the target data.
The preset rules include: and setting a synchronous word with a preset number of bits, wherein the synchronous word comprises 5 parts, and the 5 parts are a start bit, an identification bit, a data bit, an end bit and a free bit in sequence from front to back. Wherein, the start bit is used for indicating the start position of the current data packet; the identification bit is used for indicating whether the current data packet is a normal data packet or not; the data bit is used for indicating the data content of the current data packet; the end bit is used for indicating the end position of the current data packet; the free bit is a fixed-length character string with fixed content.
In one example, the preset number of bits of the sync word is 16 bits (bit); the initial bit is 1bit (set low); the identification bit is 1bit, the identification bit is 0 and represents a normal data packet, and the identification bit is 1 and represents a data packet of a synchronous word; the data bit is 8 bit; the end bit is 1bit (set low); the idle bit is 5 bits (set high).
And the duration of the detection time window is greater than or equal to the total transmission delay of the cascaded data packets. Such as: the cascaded transmitters have 100 stages, and the delay between two adjacent transmitters is 300ns, so that the total transmission delay of the cascaded data packets is 100 × 300 ns-30 us. The detection time window is obtained by frame delay counting, and the frame delay counting is cleared when the rising edge of the frame header is detected or the frame counting period value is counted.
Referring to fig. 6, a schematic diagram of detecting frame headers is shown, wherein the first row indicates normal frame headers of each level of packets; the second row represents the frame header after the data packet is reproduced; the third row identifies the frame delay count. As can be seen from fig. 6, the frame header is not detected in the detection time window 61, and the frame header is regenerated after the detection time window.
Step 502, the ith level transmitter receives the processing parameters of the (i + 1) th level transmitted by the (i + 1) th level transmitter based on a preset transmission protocol; i is more than 1 and less than n.
The processing parameters of the (i + 1) th level comprise initial processing parameters obtained after the (i + 1) th level transmitter processes the k frame video source information. Optionally, when i +1 < n, the processing parameter of the (i + 1) th stage may further include the processing parameter of the (i + 2) th stage transmitted by the (i + 2) th stage transmitter.
In step 503, the ith-level transmitter obtains the processing parameter of the ith level based on the processing parameter of the (i + 1) th level and the initial processing parameter of the ith level.
Specifically, the ith-level transmitter combines the processing parameter of the (i + 1) th level and the initial processing parameter of the ith level to obtain the processing parameter of the ith level.
And step 504, the ith-level transmitter transmits the processing parameters of the ith level to the ith-1-level transmitter based on the preset transmission protocol, and the i is made to be i-1 and is stopped until the value of i is 2.
In step 505, the level 1 transmitter receives the level 2 processing parameters transmitted by the level 2 transmitter based on a preset transmission protocol.
In step 506, the level 1 transmitter combines the level 2 processing parameters and the initial processing parameters of the level 1 transmitter to generate the synchronization processing parameters.
In step 507, the level 1 transmitter transmits the synchronization processing parameters to the level 2 transmitter based on the preset transmission protocol, so as to transmit the synchronization processing parameters to the cascaded level transmitters step by step.
And step 508, the ith level transmitter receives the synchronization processing parameters sent by the (i-1) th level transmitter based on the preset transmission protocol.
The synchronous processing parameters are generated after the 1 st-level transmitter combines the 2 nd-level processing parameters and the initial processing parameters obtained by the 1 st-level transmitter, and the synchronous processing parameters are sent to the i-level transmitter step by step through the 1 st-level transmitter.
In step 509, the i-th level transmitter transmits the synchronization processing parameter transmitted by the i-1-th level transmitter to the i + 1-th level transmitter.
And step 510, the nth level transmitter receives the synchronization processing parameters sent by the (n-1) th level transmitter based on the preset transmission protocol.
The synchronous processing parameter is generated after the 1 st-level transmitter combines the 2 nd-level processing parameter and the initial processing parameter of the 1 st-level transmitter, and the synchronous processing parameter is sent to the nth-level transmitter step by step through the 1 st-level transmitter.
In one embodiment, the processing parameters include algorithm parameters. As shown in fig. 7, taking 4 transmitters as an example, the specific process for implementing algorithm parameter synchronization is as follows: the sender 4 sends the algorithm parameters 4 to the sender 3 based on a preset transmission protocol, the sender 3 performs AND operation on the algorithm parameters 3 and 4 to obtain algorithm parameters (3&4) and sends the algorithm parameters to the sender 2, and the sender 2 performs AND operation on the algorithm parameters 2 and 3&4 sent by the sender 3 to obtain corresponding algorithm parameters (2&3&4) and sends the corresponding algorithm parameters to the sender 1; the transmitter 1 performs and operation on the own algorithm parameter 1 and the algorithm parameters (2&3&4) transmitted by the transmitter 2 to obtain the synchronization processing parameters (1&2&3& 4).
Further, according to the processing logic of the previous embodiment, in an embodiment, the algorithm parameters include HDR algorithm parameters, and if video source information of each transmitter independently performs HDR algorithm parameter operation, luminance of a display screen may be uneven, and therefore, the HDR algorithm parameters of each transmitter need to be synchronized. The HDR algorithm parameters of each level of transmitter include: whether to activate the HDR algorithm identification, the maximum value of the image brightness, the mean of the logarithm of the image brightness reconstruction, the maximum value of the reconstructed brightness pixel value, and the minimum value of the reconstructed brightness pixel value.
The parameter synchronization process of the HDR algorithm comprises the following steps: and (3) carrying out AND operation on HDR algorithm parameters of each level of transmitter and the next level of transmitter and transmitting the HDR algorithm parameters to the previous level of transmitter until the first level of transmitter finishes AND operation to obtain the HDR algorithm synchronization parameters. Specifically, the HDR algorithm synchronization parameter includes an HDR algorithm synchronization identifier, and if the HDR algorithm synchronization identifier is not started, it indicates that at least one level of transmitter algorithm parameters has the HDR algorithm identifier of 0, that is, the HDR is turned off, where the HDR algorithm synchronization parameter indicates that all transmitter algorithm parameters are to turn off the HDR; if the HDR algorithm synchronization flag is 1, it is described whether the HDR algorithm flag is 1 in the algorithm parameters of all the transmitters, that is, when the HDR is turned on, the HDR algorithm synchronization parameter indicates that the HDR is to be turned on by the algorithm parameters of all the transmitters. The HDR algorithm synchronization parameters further comprise a maximum value of the brightness of the synchronous image, a mean value of logarithm of brightness reconstruction of the synchronous image, a maximum value of a pixel value of brightness of the synchronous reconstruction and a minimum value of a pixel value of brightness of the synchronous reconstruction, and all levels of transmitters perform HDR parameter operation on video source information according to the HDR algorithm synchronization parameters, so that the display brightness of each display screen is guaranteed to be consistent.
In this embodiment, the processing parameters of the transmitters are synchronized to obtain the synchronized processing parameters, and the transmitters synchronously transmit the video information to the corresponding display screens, so that time difference of processing the data of the video source by the transmitters is eliminated, and the HDR parameters in the synchronized processing parameters ensure that the display brightness of the display screens is consistent, thereby improving the synchronization effect of the display screens.
Alternatively, steps 501 and 510 may be implemented separately as embodiments of an nth level transmitter; steps 502-504, 508, and 509 may be implemented separately as embodiments of the ith level transmitter (1 < i < n); steps 502-504, 505-507 may be implemented separately as an embodiment of the level 1 transmitter.
Optionally, in an embodiment, fig. 8 is a flowchart of a synchronous display control method for multiple display screens according to an embodiment of the present application, and this embodiment takes application of the method to the synchronous display control system for multiple display screens shown in fig. 1 as an example for description. Step 303 comprises at least the following steps:
in step 801, a designated transmitter transmits synchronization processing parameters to other transmitters in a step-by-step manner based on a preset transmission protocol by using initial processing parameters of the designated transmitter as the synchronization processing parameters.
Wherein the other transmitters are transmitters of the n-level transmitters other than the designated transmitter.
Optionally, the designated transmitter may be a level 1 transmitter, and of course, may also be a transmitter after the level 1 transmitter, and the embodiment does not limit the designated transmitter.
In step 802, other transmitters receive the initial processing parameters of the designated transmitter based on the preset transmission protocol to obtain the synchronization processing parameters.
Taking as an example that the processing parameters include a row direction offset and a column direction offset of the OSD in the dynamic scroll mode, the scrolling principle of the dynamic scroll mode is shown with reference to fig. 9. As can be seen from fig. 9, the control principle of the multi-stage transmitter is the same as that of the single-stage transmitter, and the picture display start point is the base point + offset. On the premise that the basic point is configured correctly, synchronization of OSD display on the spliced screen can be ensured as long as synchronization of the offset of the display content in the dynamic scrolling mode is ensured. Based on the method, the n-level transmitters can ensure the synchronization of the offset of the display content of the display screen connected with the transmitters at each level by using the offset of the transmitters at the same level.
In this embodiment, the synchronous processing parameters are obtained by synchronizing the processing parameters of the transmitters, so that time differences of the transmitters in processing the data of the video source are eliminated, and the transmitters synchronously transmit the video information to the corresponding display screens, thereby improving the synchronization effect of the display screens.
Fig. 10 is a block diagram of a multi-display synchronous display control apparatus according to an embodiment of the present invention, and the present embodiment is described by taking a transmitter 110 of the apparatus as an example, which is applied to the multi-display synchronous display control system shown in fig. 1. The device at least comprises the following modules: a video acquisition module 1010, a processing control module 1020, a parameter synchronization module 1030, and a parameter transmission module 1040.
The video acquisition module 1010 is configured to receive video source information of a kth frame, where k is a positive integer;
a processing control module 1020, configured to read and process relevant data of the kth frame video source information when a processing time is reached, so as to obtain an initial processing parameter; the initial processing parameter is used for indicating a processing mode of the kth frame video source information; the processing time is used for controlling the n-level transmitters to simultaneously read related data of the same frame of video source information;
a parameter synchronization module 1030, configured to synchronize the processing parameters of the n-level transmitter based on the initial processing parameters to obtain synchronization processing parameters;
and the parameter sending module 1040 is configured to send the video information processed according to the synchronization processing parameter to a display screen connected to the i-th level transmitter.
For relevant details reference is made to the above-described method embodiments.
It should be noted that: in the embodiment, when the synchronous display control device for multiple display screens performs synchronous display control of multiple display screens, only the division of the functional modules is used for illustration, and in practical application, the function distribution can be completed by different functional modules according to needs, that is, the internal structure of the synchronous display control device for multiple display screens is divided into different functional modules to complete all or part of the functions described above. In addition, the embodiment of the synchronous display control device for multiple display screens and the embodiment of the synchronous display control method for multiple display screens provided in the foregoing embodiments belong to the same concept, and specific implementation processes thereof are detailed in the method embodiments and are not described herein again.
Fig. 11 is a block diagram of a multi-display synchronous display control apparatus according to an embodiment of the present application, which may be the transmitter 110 in the multi-display synchronous display control system shown in fig. 1. The apparatus includes at least a processor 1101 and a memory 1102.
Processor 1101 may include one or more processing cores such as: 4 core processors, 8 core processors, etc. The processor 1101 may be implemented in at least one hardware form of a DSP (Digital Signal Processing), an FPGA (Field-Programmable Gate Array), and a PLA (Programmable Logic Array).
Memory 1102 may include one or more computer-readable storage media, which may be non-transitory. Memory 1102 can also include high-speed random access memory, as well as non-volatile memory, such as one or more magnetic disk storage devices, flash memory storage devices. In some embodiments, the non-transitory computer readable storage medium in the memory 1102 is configured to store at least one instruction for execution by the processor 1101 to implement the method for synchronized display control of multiple display screens provided by the method embodiments of the present application.
In some embodiments, the synchronous display control device for multiple display screens may further include: a peripheral interface and at least one peripheral. The processor 1101, memory 1102 and peripheral interface may be connected by bus or signal lines. Each peripheral may be connected to the peripheral interface via a bus, signal line, or circuit board. Illustratively, peripheral devices include, but are not limited to: radio frequency circuit, touch display screen, audio circuit, power supply, etc.
Of course, the synchronous display control device of multiple display screens may also include fewer or more components, which is not limited in this embodiment.
Optionally, the present application further provides a computer-readable storage medium, in which a program is stored, and the program is loaded and executed by a processor to implement the synchronous display control method for multiple display screens of the above method embodiments.
Optionally, the present application further provides a computer product, which includes a computer-readable storage medium, where a program is stored in the computer-readable storage medium, and the program is loaded and executed by a processor to implement the method for controlling synchronous display of multiple display screens according to the foregoing method embodiment.
The technical features of the embodiments described above may be arbitrarily combined, and for the sake of brevity, all possible combinations of the technical features in the embodiments described above are not described, but should be considered as being within the scope of the present specification as long as there is no contradiction between the combinations of the technical features.
The above-mentioned embodiments only express several embodiments of the present application, and the description thereof is more specific and detailed, but not construed as limiting the scope of the invention. It should be noted that, for a person skilled in the art, several variations and modifications can be made without departing from the concept of the present application, which falls within the scope of protection of the present application. Therefore, the protection scope of the present patent shall be subject to the appended claims.
Claims (11)
1. A synchronous display control method of multiple display screens is characterized in that the multiple display screens are connected with n-level transmitters, the display screens connected with different transmitters are different, and each transmitter is used for processing received video source information; n is an integer greater than 1; the method is used in the i-th level transmitter after cascade connection, i is more than or equal to 1 and less than or equal to n, and the method comprises the following steps:
receiving video source information of a kth frame, wherein k is a positive integer;
reading and processing the related data of the k frame video source information when the processing time is reached to obtain an initial processing parameter; the initial processing parameter is used for indicating a processing mode of the kth frame video source information; the processing time is used for controlling the n-level transmitters to simultaneously read related data of the same frame of video source information;
synchronizing the processing parameters of the n-level transmitter based on the initial processing parameters to obtain synchronous processing parameters;
and sending the video information processed according to the synchronous processing parameters to a display screen connected with the ith-level sender.
2. The method of claim 1, wherein 1 < i < n, and wherein synchronizing the processing parameters of the n-level transmitter based on the initial processing parameters comprises:
receiving processing parameters of the (i + 1) th level sent by an (i + 1) th level sender based on a preset transmission protocol, wherein the processing parameters of the (i + 1) th level comprise initial processing parameters obtained after the (i + 1) th level sender processes the kth frame video source information;
obtaining an ith-level processing parameter based on the (i + 1) th-level processing parameter and the ith-level initial processing parameter;
sending the processing parameter of the ith level to an i-1 level sender based on the preset transmission protocol, and enabling i to be i-1 until the value of i is 2;
receiving synchronous processing parameters sent by the i-1 level sender based on the preset transmission protocol, wherein the synchronous processing parameters are generated after the 1 level sender combines the processing parameters of the 2 nd level and the initial processing parameters obtained by the 1 st level sender, and the synchronous processing parameters are sent to the i level sender step by step through the 1 st level sender;
and transmitting the synchronization processing parameters transmitted by the i-1 st level transmitter to the i +1 st level transmitter.
3. The method of claim 1, wherein i-n, and wherein synchronizing the processing parameters of the n-level transmitter based on the processing parameters, resulting in synchronized processing parameters, comprises:
sending initial processing parameters to an i-1 level sender based on a preset transmission protocol, so that the i-1 level sender combines the received initial processing parameters of an nth level sender with the initial processing parameters obtained by the i-1 level sender to obtain the i-1 level processing parameters; sending the processing parameter of the i-1 level to an i-2 level transmitter, and enabling i-1 to be i-2 until the value of i-1 is 2;
receiving the synchronous processing parameters sent by the i-1 st-level sender based on the preset transmission protocol, wherein the synchronous processing parameters are generated after the 1 st-level sender combines the processing parameters of the 2 nd level and the initial processing parameters of the 1 st-level sender, and the synchronous processing parameters are sent to the i-level sender step by step through the 1 st-level sender.
4. The method of claim 1, wherein i-1, and wherein synchronizing the processing parameters of the n-level transmitter based on the processing parameters, resulting in synchronized processing parameters, comprises:
receiving a processing parameter of the 2 nd level sent by a 2 nd level sender based on a preset transmission protocol;
combining the processing parameters of the 2 nd level and the initial processing parameters obtained by the 1 st level transmitter to generate synchronous processing parameters;
and sending the synchronous processing parameters to the 2 nd-level sender based on the preset transmission protocol so as to send the synchronous processing parameters to cascaded senders at all levels step by step.
5. The method of any of claims 1 to 4, wherein the initial processing parameters of the i-th level transmitter comprise algorithm parameters of a high dynamic range HDR image synthesis algorithm, the algorithm parameters comprising whether to start HDR algorithm identification, image luminance maximum, mean of logarithm of image luminance reconstruction, maximum of reconstructed luminance pixel values, and minimum of reconstructed luminance pixel values.
6. The method of claim 1, wherein the synchronizing the processing parameters of the n-level transmitter based on the processing parameters to obtain synchronized processing parameters comprises:
when the i-th-level transmitter is a preset designated transmitter, taking the initial processing parameter of the i-level transmitter as a synchronous processing parameter, and gradually transmitting the synchronous processing parameter to other transmitters based on a preset transmission protocol, wherein the other transmitters are transmitters except the designated transmitter in the n-level transmitter; alternatively, the first and second electrodes may be,
and when the i-th-level transmitter is not a preset appointed transmitter, receiving the initial processing parameter of the appointed transmitter based on a preset transmission protocol to obtain the synchronous processing parameter.
7. The method of claim 6, wherein the initial processing parameters of the i-level transmitter include a row direction offset and a column direction offset of the character-superimposed OSD in the dynamic scrolling mode.
8. The method according to claim 2, 3, 4 or 6, wherein the predetermined transmission protocol comprises:
when target data are sent, generating synchronous words of the target data according to a preset rule; transmitting the sync word prior to transmitting the target data; the sync word is different from the data content of the target data; generating a frame header of the target data based on a preset frame header generation rule; sending target data with the frame header;
detecting a frame header of a data packet in a detection time window when target data are received; if the frame header is detected in the detection time window, identifying whether the data packet is the data packet of the synchronous word; if the data packet is a data packet of a synchronous word, acquiring the data packet behind the synchronous word to obtain the target data;
wherein the target data comprises initial processing parameters of the i-th level transmitter and/or processing parameters of the i-th level and/or the synchronization processing parameters.
9. The method of claim 8, wherein the predetermined transmission protocol further comprises:
if the frame header of the data packet is not detected in the detection time window, performing frame header regeneration according to the frame header generation rule; identifying whether a data packet after the reproduced frame header is a data packet of the synchronous word; and if the data packet is a data packet of the synchronous word, acquiring the data packet after the synchronous word to obtain the target data.
10. A synchronous display control device of multiple display screens is characterized in that the device comprises a processor and a memory; the memory stores therein a program that is loaded and executed by the processor to implement the synchronous display control method of multi-display screen according to any one of claims 1 to 9.
11. A computer-readable storage medium, characterized in that the storage medium stores a program for implementing the synchronized display control method of multiple display screens of any one of claims 1 to 9 when the program is executed by a processor.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010584768.3A CN112040284B (en) | 2020-06-24 | 2020-06-24 | Synchronous display control method and device of multiple display screens and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010584768.3A CN112040284B (en) | 2020-06-24 | 2020-06-24 | Synchronous display control method and device of multiple display screens and storage medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112040284A true CN112040284A (en) | 2020-12-04 |
| CN112040284B CN112040284B (en) | 2022-05-27 |
Family
ID=73578932
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010584768.3A Active CN112040284B (en) | 2020-06-24 | 2020-06-24 | Synchronous display control method and device of multiple display screens and storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112040284B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112738356A (en) * | 2020-12-31 | 2021-04-30 | 威创集团股份有限公司 | Video signal synchronous acquisition method and device |
| CN114845150A (en) * | 2022-04-28 | 2022-08-02 | 陕西科技大学 | Display screen multi-video display synchronization system, method, equipment and storage medium |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000322039A (en) * | 1999-05-13 | 2000-11-24 | Mitsubishi Electric Corp | Display device, control device, and multiple screen display system |
| CN101807389A (en) * | 2010-03-19 | 2010-08-18 | 上海博康智能网络科技有限公司 | Large screen splicing method and system |
| US20130159401A1 (en) * | 2010-12-10 | 2013-06-20 | Mitsubishi Electric Corporation | Multi-screen display system |
| US20140160101A1 (en) * | 2012-12-10 | 2014-06-12 | Hon Hai Precision Industry Co., Ltd. | Display wall adjusting apparatus and method for adjusting display parameters of display screens of display wall |
| CN104133859A (en) * | 2014-07-15 | 2014-11-05 | 株洲南车时代电气股份有限公司 | Display data synchronization system and method |
| CN106982383A (en) * | 2017-04-26 | 2017-07-25 | 威盛电子股份有限公司 | Distributed video shows system, control device and control method |
| CN111026343A (en) * | 2019-11-08 | 2020-04-17 | 西安青问智能科技有限公司 | Real-time synchronous display method for multiple spliced screens |
-
2020
- 2020-06-24 CN CN202010584768.3A patent/CN112040284B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000322039A (en) * | 1999-05-13 | 2000-11-24 | Mitsubishi Electric Corp | Display device, control device, and multiple screen display system |
| CN101807389A (en) * | 2010-03-19 | 2010-08-18 | 上海博康智能网络科技有限公司 | Large screen splicing method and system |
| US20130159401A1 (en) * | 2010-12-10 | 2013-06-20 | Mitsubishi Electric Corporation | Multi-screen display system |
| US20140160101A1 (en) * | 2012-12-10 | 2014-06-12 | Hon Hai Precision Industry Co., Ltd. | Display wall adjusting apparatus and method for adjusting display parameters of display screens of display wall |
| CN104133859A (en) * | 2014-07-15 | 2014-11-05 | 株洲南车时代电气股份有限公司 | Display data synchronization system and method |
| CN106982383A (en) * | 2017-04-26 | 2017-07-25 | 威盛电子股份有限公司 | Distributed video shows system, control device and control method |
| CN111026343A (en) * | 2019-11-08 | 2020-04-17 | 西安青问智能科技有限公司 | Real-time synchronous display method for multiple spliced screens |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112738356A (en) * | 2020-12-31 | 2021-04-30 | 威创集团股份有限公司 | Video signal synchronous acquisition method and device |
| CN114845150A (en) * | 2022-04-28 | 2022-08-02 | 陕西科技大学 | Display screen multi-video display synchronization system, method, equipment and storage medium |
| CN114845150B (en) * | 2022-04-28 | 2023-08-04 | 陕西科技大学 | Multi-video display synchronization system of display screen |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112040284B (en) | 2022-05-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101672611B1 (en) | Cable with fade and hot plug features | |
| US11350069B2 (en) | Source device and control method thereof, and sink device and image quality improvement processing method thereof | |
| US20180174551A1 (en) | Sending frames using adjustable vertical blanking intervals | |
| JP6883377B2 (en) | Display driver, display device and operation method of display driver | |
| CN112040284B (en) | Synchronous display control method and device of multiple display screens and storage medium | |
| CN108449566A (en) | Video frame rate compensation is carried out by adjusting vertical blanking | |
| WO2023077850A1 (en) | Transmitting card and control method therefor, display device, computer device, and storage medium | |
| CN111510773A (en) | Resolution adjustment method, display screen, computer storage medium and equipment | |
| US9030609B1 (en) | Segmented video data processing | |
| US10412320B1 (en) | Method and system for switching display from first video source to second video source | |
| JPWO2013076881A1 (en) | Baseband video data transmission device, reception device, and transmission / reception system | |
| CN102625086B (en) | DDR2 (Double Data Rate 2) storage method and system for high-definition digital matrix | |
| CN111757034A (en) | FPGA-based video synchronous display method and device and storage medium | |
| CN104469405A (en) | FC-AV communication control method | |
| CN112995559B (en) | Video processing method, device and system, display controller and display control system | |
| CN102497514B (en) | Three-channel video forwarding equipment and forwarding method | |
| CN113411669A (en) | Video special effect processing method and device | |
| CN113141487A (en) | Video transmission module, method, display device and electronic equipment | |
| US7203557B1 (en) | Audio signal delay apparatus and method | |
| CN114727051B (en) | Media resource transmission device, system and method | |
| WO2010086914A1 (en) | Video signal processing device, video signal processing system, and video signal processing method | |
| JP2006229431A (en) | Method and device for transmitting video signal | |
| US20230379434A1 (en) | Data transmission method and apparatus | |
| WO2023184064A1 (en) | Data transfer method and apparatus, and computer-readable storage medium | |
| CN114845150B (en) | Multi-video display synchronization system of display screen |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |