CN111970015B - Signal processing method and system - Google Patents
Signal processing method and system Download PDFInfo
- Publication number
- CN111970015B CN111970015B CN202011138740.3A CN202011138740A CN111970015B CN 111970015 B CN111970015 B CN 111970015B CN 202011138740 A CN202011138740 A CN 202011138740A CN 111970015 B CN111970015 B CN 111970015B
- Authority
- CN
- China
- Prior art keywords
- truncation
- bit
- signal
- signals
- dynamic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000003672 processing method Methods 0.000 title claims abstract description 19
- 238000000034 method Methods 0.000 claims abstract description 47
- 230000008569 process Effects 0.000 description 8
- 238000010586 diagram Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 238000001228 spectrum Methods 0.000 description 3
- 101150048956 coaA gene Proteins 0.000 description 2
- 101150109763 coaW gene Proteins 0.000 description 2
- 101150051152 coaX gene Proteins 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 230000009466 transformation Effects 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000000739 chaotic effect Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 125000004122 cyclic group Chemical group 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000002542 deteriorative effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 239000013307 optical fiber Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/16—Circuits
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
- G01S7/00—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00
- G01S7/02—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00 of systems according to group G01S13/00
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/10—Means associated with receiver for limiting or suppressing noise or interference
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/10—Means associated with receiver for limiting or suppressing noise or interference
- H04B1/1081—Reduction of multipath noise
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Remote Sensing (AREA)
- Radar Systems Or Details Thereof (AREA)
Abstract
The invention provides a signal processing method and a system, wherein the signal truncation method comprises the following steps: acquiring a plurality of groups of result signals after frequency domain correlation operation; selecting any group of result signals as a reference group, finding the maximum value of all the result signals in the reference group, and determining the most significant bit of the maximum value; and dynamically truncating each result signal in the other groups of result signals except the reference group by taking a preset bit width and the most significant bit as a truncation reference. Compared with the traditional direct truncation method or rounding truncation method, the method has the advantages that the relation among resources, data processing precision and noise jitter of the embedded system can be better balanced due to the truncation reference, and the signal related processing requirements under the high-precision and high-dynamic environment are met.
Description
Technical Field
The present invention relates to the field of signal processing technologies, and in particular, to a signal processing method and system.
Background
In communication and radar signal processing, correlation is a signal processing process which must be adopted, and frequency domain sliding window correlation can process correlation operation on all delays in parallel, so that the method has the advantages of high efficiency, resource saving and the like, and is widely adopted. An embedded processor represented by an FPGA has objective characteristics of operation and limited storage resources, and in order to realize effective processing of signals, fixed-bit-width fixed-point data is often used as an operand to participate in operation, and interception and rounding are common bit-width processing methods. Taking FPGA as an example, in a process of performing sliding frequency domain correlation on a signal, a large number of multiplication operations (for example, conjugate multiplication, fourier transform, inverse fourier transform, and the like) are often faced, a bit width of processed data may expand by several times, which causes a problem of precision loss, even overflow, and the like in fixed point data processing of the FPGA. In addition, due to the problems of relative motion of the transmitting device and the receiving device, severe dynamic changes of noise and interference intensity, shadow multipath on a signal propagation path and the like, effective ranges of signals and data are also dynamically changed in each relevant link. At this time, if the data valid bit is not properly intercepted, the signal overflows or the valid bit is lost, resulting in serious distortion of the processed data. When the signal distortion is serious, the frequency domain correlation result is not reliably guaranteed, the performance is reduced, and even the correlation error causes serious consequences such as the terminal equipment can not work normally.
In order to overcome the above problems, a direct bit truncation method or a rounding bit truncation method is adopted in the current common method, wherein the direct bit truncation method is to integrate the requirements of FPGA resources and engineering precision and truncate fixed bits of data. This data processing method is simple to operate, but the approximation method caused by bit truncation is different for positive and negative numbers, so that the signal after bit truncation has a direct current offset, and distortion (error spike) appears at zero frequency on the frequency spectrum. If the frequency conversion processing is performed on the truncated signal, the peak is shifted to other frequencies. If multiple truncations are performed, the number of error spikes will be increased, deteriorating the effect of the signal correlation process. Therefore, the direct truncation method cannot meet the requirements in the case of high requirements for signal processing. The other method is a rounding truncation method, which firstly judges whether the input data is positive or negative, then adds corresponding adjustment values respectively, and finally performs truncation processing. Therefore, the data processing result with higher truncation precision is completed. Rounding truncations preserve to a large extent the significances of the actual data, which is often used by algorithms that require a high degree of data precision. However, in a dynamic environment, the method can cause rapid jitter of noise power, change the stationarity of noise, and affect the effect of subsequent signal processing, especially cause jitter of a false alarm rate.
Disclosure of Invention
Based on this, the present invention provides a signal processing method and system to solve the technical problem that the existing signal truncation method cannot meet the use requirement in high precision and high dynamic environment.
According to the embodiment of the invention, the method for truncating the signal comprises the following steps:
acquiring a plurality of groups of result signals after frequency domain correlation operation;
selecting any group of result signals as a reference group, finding the maximum value of all the result signals in the reference group, and determining the most significant bit of the maximum value;
and dynamically truncating each result signal in the other groups of result signals except the reference group by taking a preset bit width and the most significant bit as a truncation reference.
In addition, the signal truncation method according to the above embodiment of the present invention may further have the following additional technical features:
further, the step of dynamically truncating each result signal in the other sets of result signals except for the reference set by using a preset bit width and the most significant bit as a truncation reference comprises:
judging whether the most significant bit plus 1 is smaller than the preset bit width;
if yes, dynamically truncating each result signal in the other groups of result signals except the reference group under a first truncation condition;
and if not, dynamically truncating each result signal in the other groups of result signals except the reference group by using a second truncation condition.
Further, the first interception condition is to intercept dataa-1:0The number of bits is,a-1the bit is the highest bit to be intercepted,0is the lowest truncation bit;
the second interception condition being interception of datab+1：b+2-aBit，b+1The bit is the highest bit to be intercepted,b+2-athe bit is the lowest bit to be intercepted,afor the predetermined bit-width, the bit-width is set,bis the most significant bit.
Further, the frequency domain correlation operation is a fourier transform, a conjugate multiplication, or an inverse fourier transform.
Further, the signal truncation method further comprises:
and acquiring the corresponding preset bit width according to the type of the frequency domain correlation operation.
In addition, an embodiment of the present invention further provides a signal processing method, where the method includes:
acquiring a plurality of groups of receiving signals and a plurality of groups of reference signals, wherein the receiving signals correspond to the reference signals one to one;
respectively carrying out Fourier transform on each received signal, carrying out one-time dynamic bit truncation on the received signals after the Fourier transform, respectively carrying out Fourier transform on each reference signal, and carrying out fixed bit truncation on the reference signals after the Fourier transform;
carrying out a pair of conjugate multiplication on the received signal subjected to the primary dynamic truncation and the reference signal subjected to the corresponding fixed truncation, and carrying out secondary dynamic truncation on the signal subjected to the conjugate multiplication;
carrying out inverse Fourier transform on the signals subjected to the conjugate multiplication after the secondary dynamic bit truncation, and carrying out three times of dynamic bit truncation on the signals subjected to the inverse Fourier transform;
the signal truncation method is adopted by the primary dynamic truncation, the secondary dynamic truncation and the tertiary dynamic truncation.
In addition, a signal processing method according to the above embodiment of the present invention may further have the following additional technical features:
further, different reference groups are selected during the dynamic truncation of the primary dynamic truncation, the secondary dynamic truncation and the tertiary dynamic truncation.
In addition, an embodiment of the present invention further provides a signal truncating device, where the device includes:
the operation result acquisition unit is used for acquiring a plurality of groups of result signals after frequency domain correlation operation;
a significant bit determining unit, configured to select any one of the groups of result signals as a reference group, find a maximum value of all result signals in the reference group, and determine a most significant bit of the maximum value;
and the dynamic bit cutting unit is used for dynamically cutting each result signal in the other groups of result signals except the reference group by taking a preset bit width and the most significant bit as bit cutting references.
In addition, an embodiment of the present invention further provides a signal processing system, where the system includes:
the device comprises an original signal acquisition module, a signal processing module and a signal processing module, wherein the original signal acquisition module is used for acquiring a plurality of groups of receiving signals and a plurality of groups of reference signals, and the receiving signals correspond to the reference signals one to one;
the Fourier transform module is used for respectively carrying out Fourier transform on each received signal, carrying out one-time dynamic bit truncation on the received signals after the Fourier transform, respectively carrying out Fourier transform on each reference signal, and carrying out fixed bit truncation on the reference signals after the Fourier transform;
the conjugate multiplication module is used for carrying out a pair of conjugate multiplication on the received signal subjected to the primary dynamic truncation and the corresponding reference signal subjected to the fixed truncation, and carrying out secondary dynamic truncation on the signal subjected to the conjugate multiplication;
and the inverse Fourier transform module is used for performing inverse Fourier transform on the signal subjected to the conjugate multiplication after the secondary dynamic bit truncation, and performing three-time dynamic bit truncation on the signal subjected to the inverse Fourier transform.
The first dynamic truncation, the second dynamic truncation and the third dynamic truncation are all realized by adopting the signal truncation device.
Compared with the prior art: the method comprises the steps of selecting one group from a plurality of groups of result signals subjected to correlation window operation as a reference group, finding the most significant bit of the maximum result signal from the reference group to determine the significant bit of the signal under the current dynamic environment, taking the most significant bit as a bit truncation reference, combining preset bit width, and dynamically truncating each result signal in other groups of result signals except the reference group.
Drawings
FIG. 1 is a flow chart of a signal truncation method according to a first embodiment of the present invention;
FIG. 2 is a flow chart of a signal processing method according to a second embodiment of the present invention;
FIG. 3 is a diagram illustrating the entire process of performing frequency domain correlation on signals according to an embodiment of the present invention;
FIG. 4 is a schematic structural diagram of a signal truncating device according to a third embodiment of the present invention;
fig. 5 is a schematic structural diagram of a signal processing system according to a fourth embodiment of the present invention.
The following detailed description will further illustrate the invention in conjunction with the above-described figures.
Detailed Description
To facilitate an understanding of the invention, the invention will now be described more fully with reference to the accompanying drawings. Several embodiments of the invention are presented in the drawings. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete.
It will be understood that when an element is referred to as being "secured to" another element, it can be directly on the other element or intervening elements may also be present. When an element is referred to as being "connected" to another element, it can be directly connected to the other element or intervening elements may also be present. The terms "vertical," "horizontal," "left," "right," and the like as used herein are for illustrative purposes only.
Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. The terminology used in the description of the invention herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items.
Example one
Referring to fig. 1, a signal truncation method according to a first embodiment of the present invention is shown, and the method specifically includes steps S01-S03.
Step S01, obtaining multiple sets of result signals after frequency domain correlation operation.
The frequency domain correlation operation is fourier transform, conjugate multiplication, inverse fourier transform, or the like, that is, the result signal is specifically a signal obtained after fourier transform, conjugate multiplication, or inverse fourier transform operation. In specific implementation, the result signals after the frequency domain correlation operation may be distributed into a plurality of groups, each group having a plurality of result signals, to form a plurality of groups of result signals; or a plurality of groups of input signals exist before the frequency domain correlation operation, and a plurality of groups of result signals are obtained after the plurality of groups of input signals are subjected to the frequency domain correlation operation.
Step S02, selecting any group of result signals as a reference group, finding the maximum value of all result signals in the reference group, and determining the most significant bit of the maximum value.
In an implementation, the plurality of sets of result signals may be numbered, and then the reference set may be selected according to the number of each set of result signals, for example, the first set of result signals may be selected as the reference set, and then the result signal with the largest value may be found from the reference set, and the most significant bit may be determined from the result signal with the largest value.
Step S03, dynamically truncating each result signal in the other sets of result signals except the reference set by using a preset bit width and the most significant bit as a truncation reference.
It should be understood that the signals of the same batch, which are subjected to the frequency domain correlation operation, are affected by the same factors, such as the relative motion of the transmitting device and the receiving device, the severe dynamic changes of noise and interference intensity, shadow multipath on the signal propagation path, and the like, so that the effective bits of the signals of the batch are the same or almost the same, and therefore after the most significant bit is determined, the effective bits of other resulting signals of the same batch can be determined, so that the most significant bit can be used as a reference to truncate other resulting signals of the same batch. Wherein the most significant bit refers to the last bit in the valid range of the signal.
Similarly, due to the problems of the relative motion of the transmitting device and the receiving device, the severe dynamic changes of noise and interference intensity, shadow multipath on the signal propagation path and other factors, the effective bits of the signals are also dynamically changed in different links of the correlation window operation, but because the signal truncation method of the embodiment selects a reference group each time to determine the effective bit of the current signal, and then truncates other groups of signals obtained by the current correlation window operation by taking the determined effective bit of the signal as a reference, the method can adapt to the dynamic changes of the signals and integrally realize the effect of dynamic truncation.
By way of example and not limitation, in some alternative embodiments, step S03 specifically includes:
judging whether the most significant bit plus 1 is smaller than the preset bit width;
if yes, dynamically truncating each result signal in the other groups of result signals except the reference group under a first truncation condition;
and if not, dynamically truncating each result signal in the other groups of result signals except the reference group by using a second truncation condition.
Wherein the first interception condition is to intercept dataa-1:0The number of bits is,a-1the bit is the highest bit to be intercepted,0is the lowest intercepted bitaA bit;
the second interception condition being interception of datab+1：b+2-aBit，b+1The bit is the highest bit to be intercepted,b+2-ais the lowest intercepted bitaA bit. Wherein,afor the predetermined bit-width, the bit-width is set,bis the most significant bit. Wherein "A:B"denotes an integerAStarts to decrement by 1 until it is an integerBAnd obtaining the integer sequence.
That is, ifb+1＜aThen the first in the result signal is retaineda-1:0Bit, coaA bit; if there isb+1≥aThen remain in the result signalB +1 of (a): b +2-aBit, coaA bit.b+1＜aThe last bit intercepted from the 0 th bit to the most significant bit is smaller than the preset bit width0Bit start truncating directly toa-1Bit, most significant bit of intercepted signalbTo the firsta-1Between bits may be signal invalid bits.b+1≥aThe last bit from the 0 th bit to the most significant bit is just equal to or more than the preset bit widthb+2-aBit start truncating tob+1And bits to intercept the middle part of the signal in the effective range to ensure the validity and signal strength of the intercepted signal.
Further, in some optional embodiments, the signal truncation method may further include:
and acquiring the corresponding preset bit width according to the type of the frequency domain correlation operation.
Specifically, in the process of performing operations such as fourier transform, conjugate multiplication, inverse fourier transform, and the like, the operation resources of the processors corresponding to each operation link may be different, which results in different operation bits of signals that can be supported by each operation link. Therefore, the corresponding preset bit width can be preset according to the similarity of each frequency domain correlation operation, and the corresponding preset bit width is dynamically selected according to the type of the frequency domain correlation operation when the dynamic bit truncation is carried out.
In summary, in the signal processing method in the above embodiment of the present invention, a group of result signals subjected to correlation window operation is selected as a reference group, and the most significant bit of the maximum result signal is found from the reference group, so as to determine the significant bit of the signal in the current dynamic environment, and then the most significant bit is used as a truncation reference and combined with a preset bit width to perform dynamic truncation on each result signal in the other groups of result signals except the reference group.
Example two
Referring to fig. 2, a signal processing method according to a second embodiment of the present invention is shown, and the method specifically includes steps S11-S14.
Step S11, acquiring multiple sets of received signals and multiple sets of reference signals, where the received signals and the reference signals are in one-to-one correspondence.
Specifically, each group of received signals is correspondingly allocated with a group of reference signals, and each group of received signals has the same number of signals as the corresponding group of reference signals and the signals are in one-to-one correspondence, so that each received signal has a corresponding reference signal to meet the subsequent frequency domain correlation operation. Wherein, the reference signal is obtained by presetting.
And step S12, performing Fourier transform on each received signal, performing one-time dynamic bit truncation on the received signals after Fourier transform, performing Fourier transform on each reference signal, and performing fixed bit truncation on the reference signals after Fourier transform.
Step S13, a pair of conjugate multiplications is performed on the received signal after the first dynamic truncation and the corresponding reference signal after the fixed truncation, and a second dynamic truncation is performed on the signal after the conjugate multiplication.
And step S14, performing inverse Fourier transform on the signal obtained by conjugate multiplication after the secondary dynamic truncation, and performing tertiary dynamic truncation on the signal obtained by inverse Fourier transform.
The first dynamic truncation, the second dynamic truncation, and the third dynamic truncation are all implemented by using the signal truncation method described in the first embodiment. In addition, when dynamic bit truncation is carried out, signals of the reference group are not subjected to dynamic bit truncation, and signals which are not subjected to dynamic bit truncation cannot be calculated in the next link, so that different reference groups are selected when the primary dynamic bit truncation, the secondary dynamic bit truncation and the tertiary dynamic bit truncation are carried out, and each calculation link can be guaranteed to carry out normal operation. Of course, in some alternative embodiments, the same dynamic truncation process may be performed on the signals of the reference group.
In addition, since the reference signal is a preset solid-state signal, it can be truncated in a conventional fixed-bit-truncation manner.
Referring to fig. 3, the signal processing method is described in detail below with reference to specific embodiments:
suppose that: the received signal is a spread spectrum signal with broadband interference, the reference signal is a chaotic random sequence, the received signal and the reference signal are 4096-point signals in one group, and one group of signals is subjected to complete frequency domain correlation operation (as shown in fig. 3) and is called a correlation window, wherein the related Fourier transform and inverse Fourier transform have the length ofM=4096, the received signal and the reference signal are 600 groups in total, that is, 600 window signals in total are processed cyclically, and the signal correlation spectrum under the high dynamic condition is obtained. The whole process is as follows:
the first step is as follows: setting the preset bit width of the Fourier transform result of the received signal asa 1 =12. Fourier transform is performed on each set of received signals (4096-point signals in total), the maximum value in the Fourier transform result of the 1 st set of 4096-point received signals is found, and the most significant bit of the maximum value is determinedb 1 . The fourier transform results of the subsequent 4096 th-group 2-599 of received signals are all subjected to signal truncation by the following dynamic truncation method, specifically as follows:
if it isb 1 +1＜12Then the first in the Fourier transform result is retained11:0Bit, total 12 bits;
if it isb 1 +1≥12Then the first in the Fourier transform result is retainedb 1 +2：b 1 -10 And 12 bits in total.
Wherein,b 1 is a positive integer.
The second step is that: setting a preset bit width of a reference signal Fourier transform result to bec=8。Fourier transformation is carried out on each group of reference signals (4096-point signals in total), and the Fourier transformation results of the 4096-point reference signals of the 1 st to 599 th groups are fixedly reserved7: 0Bit, total 8 bits. Wherein, as shown in figure 3The first and second steps may be performed synchronously or in tandem.
The third step: setting the preset bit width of the conjugate multiplication result asa 2 =16. Conjugate multiplication is carried out on the Fourier transform result of the received signal and the Fourier transform result of the reference signal, conjugate multiplication results 4096 are combined into a group, and the most significant bit of the maximum value is found from the conjugate multiplication results of the points 4096 in the group 2b 2 . Subsequent to3 rd-599 the result of conjugate multiplication of 4096 points in the group is signal truncated by the following dynamic truncation method:
if it isb 2 +1＜16Then the first in the conjugate multiplication result is retained15:0Bit, 16 bits in total;
if it isb 2 +1≥16Then the first in the conjugate multiplication result is retainedb 2 +1：b 2 -14Bit, 16 bits in total.
Wherein,b 2 is a positive integer.
The fourth step: setting the preset bit width of the inverse Fourier transform result to bea 3 =16. Inverse Fourier transform the conjugate multiplication result 4096-point set, find the maximum value in the 3 rd set of 4096-point inverse Fourier transform results, and determine the most significant bit of the maximum valueb 3 Subsequent to that4 th-599 the signal truncation is carried out on the 4096-point inverse fourier transform results of the group by adopting the following dynamic truncation method, specifically as follows:
if it isb 3 +1＜16Then the first in the conjugate multiplication result is retained15:0Bit, 16 bits in total;
if it isb 3 +1≥16Then the first in the conjugate multiplication result is retainedb 3 +1：b 3 -14Bit, 16 bits in total.
Wherein,b 3 is a positive integer.
After the 600 sets 4096-point received signals are processed, the next round of 600 sets 4096-point received signal processing is entered, i.e., the processing method of the 1 st set of received signals is repeatedly executed, so that the cyclic processing is performed with the 600 window signals as the period.
EXAMPLE III
Another aspect of the present invention further provides a signal truncating device, please refer to fig. 4, which shows a signal truncating device according to a third embodiment of the present invention, wherein the signal truncating device specifically includes:
an operation result obtaining unit 11, configured to obtain multiple sets of result signals after frequency domain correlation operation;
a valid bit determining unit 12, configured to select any one group of result signals as a reference group, find a maximum value of all result signals in the reference group, and determine a most significant bit of the maximum value;
and the dynamic bit cutting unit 13 is configured to perform dynamic bit cutting on each result signal in the other sets of result signals except the reference set by using a preset bit width and the most significant bit as a bit cutting reference.
Further, in some optional embodiments of the present invention, the dynamic truncation unit 13 includes:
a bit width judging subunit, configured to judge whether the most significant bit plus 1 is smaller than the preset bit width;
the first dynamic bit cutting subunit is used for carrying out dynamic bit cutting on each result signal in other groups of result signals except the reference group under a first cutting condition when the condition that the sum of the most significant bit and 1 is less than the preset bit width is judged;
and the second dynamic bit-truncating subunit is used for dynamically truncating each result signal in the other groups of result signals except the reference group under a second truncation condition when the condition that the addition of 1 to the most significant bit is not less than the preset bit width is judged.
Wherein the first truncation condition truncates data toa-1:0The number of bits is,a-1the bit is the highest bit to be intercepted,0is the lowest truncation bit;
the second interception condition being interception of datab+1：b+2-aBit，b+1The bit is the highest bit to be intercepted,b+2-athe bit is the lowest bit to be intercepted,ato the preset positionThe width of the paper is wide,bis the most significant bit.
Wherein the frequency domain correlation operation is a Fourier transform, conjugate multiplication or inverse Fourier transform.
Further, in some optional embodiments of the present invention, the signal truncating means further comprises:
and the bit width obtaining unit is used for obtaining the corresponding preset bit width according to the type of the frequency domain correlation operation.
The functions or operation steps of the modules and units when executed are substantially the same as those of the method embodiments, and are not described herein again.
In summary, in the signal truncating apparatus in the above embodiment of the present invention, a group of result signals subjected to correlation window operation is selected as a reference group, and the most significant bit of the maximum result signal is found from the reference group, so as to determine the significant bit of the signal in the current dynamic environment, and then the most significant bit is used as a truncating reference and is combined with a preset bit width to dynamically truncate each result signal in the other groups of result signals except the reference group.
Example four
Referring to fig. 5, a signal processing system according to a fourth embodiment of the present invention is further provided, where the signal processing system specifically includes:
an original signal obtaining module 10, configured to obtain multiple sets of received signals and multiple sets of reference signals, where the received signals and the reference signals correspond to each other one to one;
a fourier transform module 20, configured to perform fourier transform on each received signal, perform one-time dynamic truncation on the received signal after fourier transform, perform fourier transform on each reference signal, and perform fixed truncation on the reference signal after fourier transform;
a conjugate multiplication module 30, configured to perform a pair of conjugate multiplication on the received signal after the first dynamic truncation and the corresponding reference signal after the fixed truncation, and perform a second dynamic truncation on the signal after the conjugate multiplication;
and the inverse Fourier transform module 40 is configured to perform inverse Fourier transform on the signal subjected to the conjugate multiplication after the secondary dynamic bit truncation, and perform three-time dynamic bit truncation on the signal subjected to the inverse Fourier transform.
Wherein, the first dynamic truncation, the second dynamic truncation and the third dynamic truncation are all realized by adopting the signal truncation device in the third embodiment. And different reference groups are selected when the primary dynamic truncation, the secondary dynamic truncation and the tertiary dynamic truncation are performed.
Those of skill in the art will understand that the logic and/or steps represented in the flowcharts or otherwise described herein, e.g., an ordered listing of executable instructions that can be viewed as implementing logical functions, can be embodied in any computer-readable medium for use by or in connection with an instruction execution system, apparatus, or device, such as a computer-based system, processor-containing system, or other system that can fetch the instructions from the instruction execution system, apparatus, or device and execute the instructions. For the purposes of this description, a "computer-readable medium" can be any means that can contain, store, communicate, propagate, or transport the program for use by or in connection with the instruction execution system, apparatus, or device.
More specific examples (a non-exhaustive list) of the computer-readable medium would include the following: an electrical connection (electronic device) having one or more wires, a portable computer diskette (magnetic device), a Random Access Memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM or flash memory), an optical fiber device, and a portable compact disc read-only memory (CDROM). Additionally, the computer-readable medium could even be paper or another suitable medium upon which the program is printed, as the program can be electronically captured, via for instance optical scanning of the paper or other medium, then compiled, interpreted or otherwise processed in a suitable manner if necessary, and then stored in a computer memory.
It should be understood that portions of the present invention may be implemented in hardware, software, firmware, or a combination thereof. In the above embodiments, the various steps or methods may be implemented in software or firmware stored in memory and executed by a suitable instruction execution system. For example, if implemented in hardware, as in another embodiment, any one or combination of the following techniques, which are known in the art, may be used: a discrete logic circuit having a logic gate circuit for implementing a logic function on a data signal, an application specific integrated circuit having an appropriate combinational logic gate circuit, a Programmable Gate Array (PGA), a Field Programmable Gate Array (FPGA), or the like.
In the description herein, references to the description of the term "one embodiment," "some embodiments," "an example," "a specific example," or "some examples," etc., mean that a particular feature, structure, material, or characteristic described in connection with the embodiment or example is included in at least one embodiment or example of the invention. In this specification, the schematic representations of the terms used above do not necessarily refer to the same embodiment or example. Furthermore, the particular features, structures, materials, or characteristics described may be combined in any suitable manner in any one or more embodiments or examples.
The above-mentioned embodiments only express several embodiments of the present invention, and the description thereof is more specific and detailed, but not construed as limiting the scope of the present invention. It should be noted that, for a person skilled in the art, several variations and modifications can be made without departing from the inventive concept, which falls within the scope of the present invention. Therefore, the protection scope of the present patent shall be subject to the appended claims.
Claims (7)
1. A method of signal processing, the method comprising:
acquiring a plurality of groups of receiving signals and a plurality of groups of reference signals, wherein the receiving signals correspond to the reference signals one to one;
respectively carrying out Fourier transform on each received signal, carrying out one-time dynamic bit truncation on the received signals after the Fourier transform, respectively carrying out Fourier transform on each reference signal, and carrying out fixed bit truncation on the reference signals after the Fourier transform;
carrying out a pair of conjugate multiplication on the received signal subjected to the primary dynamic truncation and the reference signal subjected to the corresponding fixed truncation, and carrying out secondary dynamic truncation on the signal subjected to the conjugate multiplication;
carrying out inverse Fourier transform on the signals subjected to the conjugate multiplication after the secondary dynamic bit truncation, and carrying out three times of dynamic bit truncation on the signals subjected to the inverse Fourier transform;
wherein, the first dynamic truncation, the second dynamic truncation and the third dynamic truncation are all realized by adopting a signal truncation method, and the signal truncation method comprises the following steps:
acquiring a plurality of groups of result signals after frequency domain correlation operation;
selecting any group of result signals as a reference group, finding the maximum value of all the result signals in the reference group, and determining the most significant bit of the maximum value;
and dynamically truncating each result signal in the other groups of result signals except the reference group by taking a preset bit width and the most significant bit as a truncation reference.
2. The signal processing method according to claim 1, wherein the step of dynamically truncating each result signal in the other sets of result signals except for the reference set with a predetermined bit width and the most significant bits as a truncation reference comprises:
judging whether the most significant bit plus 1 is smaller than the preset bit width;
if yes, dynamically truncating each result signal in the other groups of result signals except the reference group under a first truncation condition;
and if not, dynamically truncating each result signal in the other groups of result signals except the reference group by using a second truncation condition.
3. The signal processing method according to claim 2, wherein the first truncation condition is that data is truncateda-1:0The number of bits is,a-1the bit is the highest bit to be intercepted,0is the lowest truncation bit;
the second interception condition being interception of datab+1：b+2-aBit，b+1The bit is the highest bit to be intercepted,b+2-athe bit is the lowest bit to be intercepted,afor the predetermined bit-width, the bit-width is set,bis the most significant bit.
4. A signal processing method according to any one of claims 1-3, characterized in that the frequency domain correlation operation is a fourier transform, a conjugate multiplication or an inverse fourier transform.
5. The signal processing method of claim 4, further comprising:
and acquiring the corresponding preset bit width according to the type of the frequency domain correlation operation.
6. The signal processing method of claim 1, wherein the first dynamic truncation, the second dynamic truncation, and the third dynamic truncation select different reference groups when performing dynamic truncation.
7. A signal processing system, the system comprising:
the device comprises an original signal acquisition module, a signal processing module and a signal processing module, wherein the original signal acquisition module is used for acquiring a plurality of groups of receiving signals and a plurality of groups of reference signals, and the receiving signals correspond to the reference signals one to one;
the Fourier transform module is used for respectively carrying out Fourier transform on each received signal, carrying out one-time dynamic bit truncation on the received signals after the Fourier transform, respectively carrying out Fourier transform on each reference signal, and carrying out fixed bit truncation on the reference signals after the Fourier transform;
the conjugate multiplication module is used for carrying out a pair of conjugate multiplication on the received signal subjected to the primary dynamic truncation and the corresponding reference signal subjected to the fixed truncation, and carrying out secondary dynamic truncation on the signal subjected to the conjugate multiplication;
the inverse Fourier transform module is used for performing inverse Fourier transform on the signal subjected to the conjugate multiplication after the secondary dynamic bit truncation, and performing three-time dynamic bit truncation on the signal subjected to the inverse Fourier transform;
wherein, the first dynamic truncation, the second dynamic truncation and the third dynamic truncation are all realized by adopting a signal truncation device, and the signal truncation device comprises:
the operation result acquisition unit is used for acquiring a plurality of groups of result signals after frequency domain correlation operation;
a significant bit determining unit, configured to select any one of the groups of result signals as a reference group, find a maximum value of all result signals in the reference group, and determine a most significant bit of the maximum value;
and the dynamic bit cutting unit is used for dynamically cutting each result signal in the other groups of result signals except the reference group by taking a preset bit width and the most significant bit as bit cutting references.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011138740.3A CN111970015B (en) | 2020-10-22 | 2020-10-22 | Signal processing method and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011138740.3A CN111970015B (en) | 2020-10-22 | 2020-10-22 | Signal processing method and system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111970015A CN111970015A (en) | 2020-11-20 |
| CN111970015B true CN111970015B (en) | 2021-01-26 |
Family
ID=73387646
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011138740.3A Active CN111970015B (en) | 2020-10-22 | 2020-10-22 | Signal processing method and system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111970015B (en) |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002288151A (en) * | 2001-03-28 | 2002-10-04 | Hitachi Kokusai Electric Inc | Fast fourier transform circuit and fast fourier inverse transform circuit |
| US6513055B1 (en) * | 1999-10-29 | 2003-01-28 | Visteon Global Technologies, Inc. | Apparatus and method for data width reduction in automotive systems |
| CN101997566A (en) * | 2010-11-08 | 2011-03-30 | 北京理工大学 | Maximum absolute value cumulative mean and grid comparison-based adaptive bit cutting method |
| CN103577152A (en) * | 2013-11-25 | 2014-02-12 | 电子科技大学 | Method for enlarging SFDR (spurious free dynamic range) of signal after data truncation |
| CN105468919A (en) * | 2015-12-04 | 2016-04-06 | 中国电子科技集团公司第五十研究所 | Digital signal data bit wide intercepting method |
| CN109239689A (en) * | 2018-09-17 | 2019-01-18 | 西安空间无线电技术研究所 | A kind of automatic cut position system of Radar Imaging Processing based on FPGA |
-
2020
- 2020-10-22 CN CN202011138740.3A patent/CN111970015B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6513055B1 (en) * | 1999-10-29 | 2003-01-28 | Visteon Global Technologies, Inc. | Apparatus and method for data width reduction in automotive systems |
| JP2002288151A (en) * | 2001-03-28 | 2002-10-04 | Hitachi Kokusai Electric Inc | Fast fourier transform circuit and fast fourier inverse transform circuit |
| CN101997566A (en) * | 2010-11-08 | 2011-03-30 | 北京理工大学 | Maximum absolute value cumulative mean and grid comparison-based adaptive bit cutting method |
| CN103577152A (en) * | 2013-11-25 | 2014-02-12 | 电子科技大学 | Method for enlarging SFDR (spurious free dynamic range) of signal after data truncation |
| CN105468919A (en) * | 2015-12-04 | 2016-04-06 | 中国电子科技集团公司第五十研究所 | Digital signal data bit wide intercepting method |
| CN109239689A (en) * | 2018-09-17 | 2019-01-18 | 西安空间无线电技术研究所 | A kind of automatic cut position system of Radar Imaging Processing based on FPGA |
Non-Patent Citations (2)
| Title |
|---|
| "Enhanced Performance Utilizing Truncated Probabilistically Shaped 16384-QAM OFDM in 10-G IMDD System";Jianyang Shi,etc;《IEEE，2018 European Conference on Optical Communication (ECOC)》;20181115;全文 * |
| "数字信号处理过程中信号截位误差抑制方法研究";郭连平等;《信号处理》;20130531;第544-549页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111970015A (en) | 2020-11-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20030152164A1 (en) | FFT and FHT engine | |
| US11196399B2 (en) | Signal processing method, signal processing device and signal processing system | |
| US5900006A (en) | Median filtering method and apparatus using a plurality of processing elements | |
| RU2174286C1 (en) | Transmitter with switched time diversity for transmission to limit transmission power of antenna and process of control over it at base station of communication system with mobile objects | |
| CN111970015B (en) | Signal processing method and system | |
| CN108112056B (en) | Frequency sweeping method and device for user terminal | |
| US5383142A (en) | Fast circuit and method for detecting predetermined bit patterns | |
| US5784293A (en) | Apparatus and method for determining transmitted modulation symbols | |
| US9276797B2 (en) | Low complexity narrowband interference suppression | |
| CN103718525B (en) | A kind of clipping method, Apparatus and system | |
| CN110312321B (en) | Method, device and terminal for determining random access resident frequency point | |
| US8798117B1 (en) | Rake receiver methods and apparatus | |
| CN107204817B (en) | Interference detection method and terminal | |
| TW200405740A (en) | Mitigation of interference in cell search by wireless transmit and receive units | |
| US6771717B1 (en) | Arrangement and method for restricting word length | |
| Rogozhnikov et al. | Performance Comparison of FPGA-based Methods for Preamble Detection at Interference | |
| CN114710197B (en) | Time synchronization method and device for integrated low-orbit satellite mobile communication system | |
| CN107333280B (en) | User terminal and method for detecting adjacent cell thereof | |
| RU2808721C1 (en) | Device of the third decisive circuit for accelerated search and efficient reception of broadband signals | |
| CN103987062A (en) | Method and device for eliminating interference of received signals | |
| US8275078B2 (en) | Method and apparatus for signal detection | |
| US9313073B2 (en) | Adaptive phase shift apparatus and method | |
| US20100306603A1 (en) | Segmented and Overlapped skew tracking method for serdes frame interface Level 5 | |
| CN113556301B (en) | Signal processing method and device | |
| CN114553336B (en) | Signal filtering method, apparatus, device, storage medium and computer program product |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |