CN111858443A - Switch I2C communication system and method - Google Patents

Switch I2C communication system and method Download PDF

Info

Publication number
CN111858443A
CN111858443A CN202010614523.0A CN202010614523A CN111858443A CN 111858443 A CN111858443 A CN 111858443A CN 202010614523 A CN202010614523 A CN 202010614523A CN 111858443 A CN111858443 A CN 111858443A
Authority
CN
China
Prior art keywords
layer
communication
controller
switch
master controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202010614523.0A
Other languages
Chinese (zh)
Inventor
徐朋
韩威
周延龙
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou Inspur Intelligent Technology Co Ltd
Original Assignee
Suzhou Inspur Intelligent Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou Inspur Intelligent Technology Co Ltd filed Critical Suzhou Inspur Intelligent Technology Co Ltd
Priority to CN202010614523.0A priority Critical patent/CN111858443A/en
Publication of CN111858443A publication Critical patent/CN111858443A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)

Abstract

The application discloses a switch I2C communication system and a method, comprising: the system comprises a master controller, a middle-layer controller connected with the master controller through an I2C interface, and a plurality of lower-layer equipment groups connected with the middle-layer controller through an I2C interface, wherein each lower-layer equipment group comprises one or more lower-layer equipment; wherein the middle-level controller is configured to: establishing I2C communication between the master controller and all the lower-layer devices; and when the fault of any lower layer equipment in any lower layer equipment group is monitored, the I2C communication between the lower layer equipment group and the master controller is cut off. The communication between the master controller and the lower-layer equipment is realized by the middle-layer controller, and when any lower-layer equipment fails, the communication link of the lower-layer equipment group where the lower-layer equipment belongs is disconnected, so that the I2C bus is prevented from failing, the influence of the downlink equipment failure on the whole I2C communication system is reduced, and the overall stability of the I2C communication system is improved.

Description

Switch I2C communication system and method
Technical Field
The present invention relates to the field of communication architecture design, and in particular, to a communication system and method for a switch I2C.
Background
With the development of information technology, communication security technology has also been developed at a high speed. Communication security techniques are increasingly being developed towards more accuracy and speed. Data center switch overall architectures are also becoming more complex. The complexity of the switch fabric raises more stability issues.
A conventional I2C (Inter-Integrated Circuit, two-wire serial bus) is applied to a connection scheme of a switch architecture, and no matter a direct connection scheme between a CPU (Central Processing Unit) and an I2C device or a scheme that a CPU and a BMC (Baseboard management Controller) are used as dual master control schemes, a situation that any I2C device is in a fault and is dead, and then the whole I2C bus cannot be accessed any more exists, so that the whole board card cannot be normally used due to an exception.
The existing solution is to return to the factory for maintenance, and the factory maintenance can be restored to normal by only replacing one I2C device, even replacing an optical module, but the device replacement process will affect the communication of the machine room, and the board card of the machine room cannot normally communicate and operate for a long time.
Therefore, how to provide a solution to the above technical problems is a problem to be solved by those skilled in the art.
Disclosure of Invention
In view of the above, the present invention is directed to a switch I2C communication system and method capable of isolating a faulty device and avoiding I2C bus fault. The specific scheme is as follows:
a switch I2C communication system, comprising:
the system comprises a master controller, a middle-layer controller connected with the master controller through an I2C interface, and a plurality of lower-layer equipment groups connected with the middle-layer controller through an I2C interface, wherein each lower-layer equipment group comprises one or more lower-layer equipment; wherein the middle-level controller is configured to:
establishing I2C communication between the master controller and all the lower-layer devices;
and when the fault of any lower layer equipment in any lower layer equipment group is monitored, the I2C communication between the lower layer equipment group and the master controller is cut off.
Preferably, the monitoring of the process of the fault of any lower layer device in any lower layer device group specifically includes:
monitoring the time length of the bus hang-up;
and when the bus hang-up time exceeds a preset time, judging the lower-layer equipment fault corresponding to the current time.
The middle-level controller is further configured to:
and after the I2C communication between the lower layer equipment group and the master controller is cut off, the master controller is informed to delete the equipment information of the lower layer equipment group.
Preferably, the preset time duration is specifically t-100/v, where t is ms, v is the I2C communication rate, and the unit is kbits/s.
Preferably, the middle layer controller is specifically a CPLD.
Preferably, the lower layer device includes:
and the optical module is independent of the lower layer equipment group.
Preferably, the underlying device further comprises an EEPROM and/or a temperature sensor and/or a voltage sensor and/or a VR power supply.
Preferably, the overall controller comprises a CPU and a BMC.
Preferably, when the middle-layer controller monitors that any one of the lower-layer devices in any one of the lower-layer device groups fails, the BMC records and reports a failure log.
Correspondingly, the invention also discloses a switch I2C communication method, which is applied to the middle-layer controller of the switch I2C communication system, wherein the switch I2C communication method comprises the following steps:
establishing I2C communication between the master controller and all the lower-layer devices;
and when the fault of any lower layer equipment in any lower layer equipment group is monitored, the I2C communication between the lower layer equipment group and the master controller is cut off.
The invention discloses a switch I2C communication system, which comprises: the system comprises a master controller, a middle-layer controller connected with the master controller through an I2C interface, and a plurality of lower-layer equipment groups connected with the middle-layer controller through an I2C interface, wherein each lower-layer equipment group comprises one or more lower-layer equipment; wherein the middle-level controller is configured to: establishing I2C communication between the master controller and all the lower-layer devices; and when the fault of any lower layer equipment in any lower layer equipment group is monitored, the I2C communication between the lower layer equipment group and the master controller is cut off. The switch I2C communication system of the invention utilizes the middle-layer controller to isolate the master controller from the lower-layer equipment, the middle-layer controller realizes the communication between the master controller and the lower-layer equipment, and when any lower-layer equipment fails, the communication link of the lower-layer equipment group where the lower-layer equipment belongs is disconnected, thereby ensuring that the I2C bus does not fail, reducing the influence of the failure of the downlink equipment on the whole switch I2C communication system, and improving the overall stability of the switch I2C communication system.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the provided drawings without creative efforts.
Fig. 1 is a schematic diagram of a communication system of a switch I2C according to an embodiment of the present invention;
fig. 2 is a flowchart illustrating steps of a communication method of the switch I2C according to an embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
In the conventional connection scheme of I2C, no matter the scheme is that the CPU and the I2C devices are directly connected, or the scheme is that the CPU and the BMC are used as dual masters, there is a case that any I2C device is dead due to a fault, and the whole I2C bus cannot be accessed any more, so that the whole board card cannot be normally used due to an abnormal condition. The existing solution is to return to the factory for maintenance, and the factory maintenance can be restored to normal by only replacing one I2C device, even replacing an optical module, but the device replacement process will affect the communication of the machine room, and the board card of the machine room cannot normally communicate and operate for a long time.
The switch I2C communication system of the invention utilizes the middle-layer controller to isolate the master controller from the lower-layer equipment, the middle-layer controller realizes the communication between the master controller and the lower-layer equipment, and when any lower-layer equipment fails, the communication link of the lower-layer equipment group where the lower-layer equipment belongs is disconnected, thereby ensuring that the I2C bus does not fail, reducing the influence of the failure of the downlink equipment on the whole switch I2C communication system, and improving the overall stability of the switch I2C communication system.
The embodiment of the invention discloses a switch I2C communication system, which is shown in figure 1 and comprises:
the system comprises a master controller 1, a middle-layer controller 2 connected with the master controller 1 through an I2C interface, and a plurality of lower-layer equipment groups 3 connected with the middle-layer controller 2 through an I2C interface, wherein each lower-layer equipment group 3 comprises one or more lower-layer equipment 30; wherein, the middle layer controller 2 is used for:
establishing I2C communication between the master controller 1 and all the lower-layer devices 30;
when the fault of any lower layer equipment 30 in any lower layer equipment group 3 is detected, the I2C communication between the lower layer equipment group 3 and the master controller 1 is cut off.
In this embodiment, the I2C communication system is applied to a switch architecture, the master controller 1 implements the I2C communication with the lower layer device 30 through the middle layer controller 2, that is, the I2C bus has no communication isolation, the addresses of the lower layer devices 30 are not allowed to be the same, the downlink material interfaces of each lower layer device group 3 and the middle layer controller 2 are electrically isolated from each other, and the middle layer controller 2 can implement the function of cutting off the I2C of any lower layer device group 3.
It is understood that in the I2C communication system of the present embodiment, the overall controller 1 generally includes a CPU and/or a BMC, and when the I2C communication system is a dual master, the overall controller 1 includes a CPU and a BMC, both of which can realize control with the lower device 30 through the middle controller 2.
Typically, the middle layer controller 2 is embodied as a CPLD (Complex Programmable Logic Device), where the CPLD can be modified by adding new functions to the CPLD in the original board card.
Further, the lower layer device 30 is a variety of I2C devices, including but not limited to an EEPROM (Electrically-Erasable Programmable Read-Only-Memory), or a temperature sensor and/or a voltage sensor and/or a VR power supply and/or a light module.
It should be noted that, in the present embodiment, when the I2C communication is cut off for electrical isolation, the actual isolation object is the entire lower layer device group 3, so the lower layer devices 30 belonging to the same lower layer device group 3 are generally the lower layer devices 30 with higher reliability and the same usage scenario, or the lower layer devices 30 operating in a certain application scenario may be classified into different lower layer device groups 3 in consideration of the stability of the entire system in the application scenario, so as to improve the operational reliability in the application scenario.
It should also be noted that when the lower-layer devices 30 are optical modules, each optical module is independently a lower-layer device group 3. This is because the addresses of I2C of all optical modules are the same, and accessing an optical module requires that only one optical module in the entire switch I2C communication system performs I2C communication with the master controller 1, so that a plurality of optical modules cannot belong to the same lower layer device group 3, and each optical module is independently a device group 3. When the I2C communication system of the switch is applied to a switch architecture, the lower layer device 30 must include one or more optical modules, the number of the optical modules is one or more, only one optical module which is simultaneously accessed to the I2C bus and realizes I2C communication with the master controller 1 is needed, and other optical modules are used as a fault standby and are temporarily electrically isolated by the middle layer controller 2, once the optical module currently accessed to the I2C communication fails, the middle layer controller 2 can cut off the communication between the optical module and the I2C of the master controller 1, and meanwhile, the communication between the standby optical module and the I2C of the master controller 1 is established.
Similarly, other lower level devices 30 may be provided as a plurality of fault spares.
Further, when the middle layer controller 2 monitors that any lower layer device 30 in any lower layer device group 3 has a fault, the BMC records and reports a fault log.
It will be understood that when the lower layer device 30 fails, the switch I2C communication system will record the failure and send out a failure alarm, which is implemented by the general controller 1, and the lower layer device 30 will also display the failure accordingly, such as lighting a failure lamp or sending out an alarm.
It is understood that, in addition to the above examples, the selection of the types of the overall controller 1, the middle-layer controller 2 and the lower-layer device 30 in the present embodiment can be adjusted according to actual needs, and the selection is only an example and is not limited to a specific type.
The embodiment of the invention discloses a switch I2C communication system, which comprises: the system comprises a master controller, a middle-layer controller connected with the master controller through an I2C interface, and a plurality of lower-layer equipment groups connected with the middle-layer controller through an I2C interface, wherein each lower-layer equipment group comprises one or more lower-layer equipment; wherein the middle-level controller is configured to: establishing I2C communication between the master controller and all the lower-layer devices; and when the fault of any lower layer equipment in any lower layer equipment group is monitored, the I2C communication between the lower layer equipment group and the master controller is cut off. The switch I2C communication system of the invention utilizes the middle-layer controller to isolate the master controller from the lower-layer equipment, the middle-layer controller realizes the communication between the master controller and the lower-layer equipment, and when any lower-layer equipment fails, the communication link of the lower-layer equipment group where the lower-layer equipment belongs is disconnected, thereby ensuring that the I2C bus does not fail, reducing the influence of the failure of the downlink equipment on the whole switch I2C communication system, and improving the overall stability of the switch I2C communication system.
The embodiment of the invention discloses a specific communication system of a switch I2C, and compared with the previous embodiment, the embodiment further explains and optimizes the technical scheme. Specifically, the process of monitoring the fault of any lower layer device 30 in any lower layer device group 3 specifically includes:
monitoring the time length of the bus hang-up;
and when the length of the bus hang-up exceeds the preset length, judging that the lower-layer equipment 30 corresponding to the current moment has a fault.
It can be understood that the bus hang-up duration is only the hang-up duration of the SDA signal and the SCL signal on the downstream I2C bus corresponding to any lower device group 3, if the hang-up duration exceeds the preset duration, it is determined that a certain lower device 30 in the lower device group 3 has a fault, and the middle controller 2 immediately cuts off the communication between the lower device group 3 and the I2C of the master controller 1, so that the communication between the master controller 1 and other lower device groups 3 is kept normal, that is, the uplink I2C buses of the middle controller 2 and the master controller 1 are kept normal.
It is understood that the predetermined duration is greater than the longest low time of normal I2C communication and is inversely related to the rate of I2C communication in the I2C communication system of the switch. According to the I2C specification, the longest low level time of the SDA signal and the SCL signal is before the NACK state, the waiting time between NACKs is directly related to the I2C communication rate and the reaction time of the lower layer device 30, for example, the SDA low level time before NACK when the EEPROM has a rate of 100kbits/s is 90us, the middle layer controller 2 detects that the bus hang time exceeds 90us, and then it can determine that the I2C downlink interface of the EEPROM is hung up, and the lower layer device 30 has a communication failure. In order to ensure that the preset durations of different I2C devices can meet the monitoring requirement, the preset duration needs to be set to a slightly larger value, for example, the preset duration at 100kbits/s is set to 1ms, so that the NACK response time of all the devices is ensured not to be mistakenly hung by the intermediate controller 2 as I2C, and the overall operating efficiency of the I2C bus is ensured, and once the lower controller 30 is hung at a low level, the time is 1ms, the detection and the isolation can be performed, so that the communication system of the switch I2C is recovered to be normal. For convenience of parameter setting, the preset time duration may specifically be t ═ 100/v, where t is in units of ms and v is the I2C communication rate in units of kbits/s.
Specifically, taking a CPLD as the communication rate of 100kbits/s of the middle-layer controller 2 and the I2C as an example, the CPLD detects an SDA signal and an SCL signal on the I2C bus in real time, determines that the signal is faulty when the low level holding time of any one of the SDA signal and the SCL signal exceeds 1ms, and disconnects the main controller 1 and the lower-layer device 30 corresponding to the faulty signal, thereby realizing isolation of the I2C faulty device.
The middle layer controller 2 is also used for:
after the I2C communication between the lower layer device group 3 and the master controller 1 is cut off, the master controller 1 is notified to delete the device information of the lower layer device group 3.
It can be understood that, after the device information of the lower device group 3 is deleted in the master controller 1, the master controller 1 no longer sends the communication information related to the lower device group 3, thereby ensuring the accuracy of the communication system.
Correspondingly, the embodiment of the present invention further discloses a switch I2C communication method, which is applied to a middle-layer controller of any one of the switch I2C communication systems, and referring to fig. 2, the switch I2C communication method includes:
s1: establishing I2C communication between the master controller and all the lower-layer devices;
s2: and when the fault of any lower layer equipment in any lower layer equipment group is monitored, the I2C communication between the lower layer equipment group and the master controller is cut off.
In this embodiment, the central controller isolates the master controller from the lower-layer devices, the central controller realizes communication between the master controller and the lower-layer devices, and when any lower-layer device fails, the communication link of the lower-layer device group where the central controller is located is disconnected, so that the I2C bus is prevented from failing, the influence of the failure of the downlink device on the communication of the whole switch I2C is reduced, and the overall stability of the communication of the switch I2C is improved.
Finally, it should also be noted that, herein, relational terms such as first and second, and the like may be used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other identical elements in a process, method, article, or apparatus that comprises the element.
The above detailed description of the communication system and method of the switch I2C provided by the present invention is provided, and the principle and implementation of the present invention are explained by applying specific examples, and the description of the above embodiments is only used to help understanding the method and core idea of the present invention; meanwhile, for a person skilled in the art, according to the idea of the present invention, there may be variations in the specific embodiments and the application scope, and in summary, the content of the present specification should not be construed as a limitation to the present invention.

Claims (10)

1. A switch I2C communication system, comprising:
the system comprises a master controller, a middle-layer controller connected with the master controller through an I2C interface, and a plurality of lower-layer equipment groups connected with the middle-layer controller through an I2C interface, wherein each lower-layer equipment group comprises one or more lower-layer equipment; wherein the middle-level controller is configured to:
establishing I2C communication between the master controller and all the lower-layer devices;
and when the fault of any lower layer equipment in any lower layer equipment group is monitored, the I2C communication between the lower layer equipment group and the master controller is cut off.
2. The switch I2C communication system according to claim 1, wherein the process of monitoring a failure of any one of the lower layer devices in any one of the lower layer device groups specifically includes:
Monitoring the time length of the bus hang-up;
and when the bus hang-up time exceeds a preset time, judging the lower-layer equipment fault corresponding to the current time.
3. The switch I2C communication system according to claim 2, wherein the middle layer controller is further configured to:
and after the I2C communication between the lower layer equipment group and the master controller is cut off, the master controller is informed to delete the equipment information of the lower layer equipment group.
4. The switch I2C communication system according to claim 2, wherein the predetermined duration is t-100/v, where t is ms and v is I2C communication rate, kbits/s.
5. The switch I2C communication system according to any one of claims 1 to 4, wherein the middle level controller is a CPLD.
6. The switch I2C communication system according to claim 5, wherein the lower layer device comprises:
and the optical module is independent of the lower layer equipment group.
7. The switch I2C communication system according to claim 6, wherein the lower level devices further include EEPROM and/or temperature sensors and/or voltage sensors and/or VR power supplies.
8. The switch I2C communication system according to claim 7,
The master controller comprises a CPU and a BMC.
9. The switch I2C communication system according to claim 8, wherein when the middle layer controller detects a failure of any lower layer device in any lower layer device group, the BMC records and reports a failure log.
10. A switch I2C communication method, applied to a middle-layer controller of the switch I2C communication system of any one of claims 1 to 9, wherein the switch I2C communication method comprises:
establishing I2C communication between the master controller and all the lower-layer devices;
and when the fault of any lower layer equipment in any lower layer equipment group is monitored, the I2C communication between the lower layer equipment group and the master controller is cut off.
CN202010614523.0A 2020-06-30 2020-06-30 Switch I2C communication system and method Pending CN111858443A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010614523.0A CN111858443A (en) 2020-06-30 2020-06-30 Switch I2C communication system and method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010614523.0A CN111858443A (en) 2020-06-30 2020-06-30 Switch I2C communication system and method

Publications (1)

Publication Number Publication Date
CN111858443A true CN111858443A (en) 2020-10-30

Family

ID=72989933

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010614523.0A Pending CN111858443A (en) 2020-06-30 2020-06-30 Switch I2C communication system and method

Country Status (1)

Country Link
CN (1) CN111858443A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112527570A (en) * 2020-11-27 2021-03-19 浪潮电子信息产业股份有限公司 I2C communication recovery method, device, equipment and computer readable storage medium

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN207992997U (en) * 2018-02-11 2018-10-19 云丁网络技术(北京)有限公司 I2C bus systems
CN110896372A (en) * 2019-12-02 2020-03-20 深圳震有科技股份有限公司 I2C link switching method, terminal and storage medium

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN207992997U (en) * 2018-02-11 2018-10-19 云丁网络技术(北京)有限公司 I2C bus systems
CN110896372A (en) * 2019-12-02 2020-03-20 深圳震有科技股份有限公司 I2C link switching method, terminal and storage medium

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112527570A (en) * 2020-11-27 2021-03-19 浪潮电子信息产业股份有限公司 I2C communication recovery method, device, equipment and computer readable storage medium
CN112527570B (en) * 2020-11-27 2022-11-11 浪潮电子信息产业股份有限公司 I2C communication recovery method, device, equipment and computer readable storage medium

Similar Documents

Publication Publication Date Title
US4775976A (en) Method and apparatus for backing up data transmission system
US5875290A (en) Method and program product for synchronizing operator initiated commands with a failover process in a distributed processing system
JPS62500269A (en) Power control network with reliable communication protocols
CN109388526B (en) Control circuit and reset operation method
US20190012246A1 (en) Method for locating and isolating failed node of electromechanical management bus in communication device
CN112601216B (en) Zigbee-based trusted platform alarm method and system
CN101247178A (en) Power-down alarm transmission method of compact synchronous digital transmission equipment
EP2069934B1 (en) Fault-tolerant medium access control (mac) address assignment in network elements
CN111858443A (en) Switch I2C communication system and method
CN112019455B (en) Switch monitoring device and method based on programmable logic device
EP1497731B1 (en) A method and a system for ensuring a bus and a control server
CN111181764A (en) Main/standby switching method and system based on OVS
CN113721448B (en) Redundant module switching method and device
CN112178881B (en) Self-checking method and device of RS485 network
US20070180329A1 (en) Method of latent fault checking a management network
Cisco Processor Cards
CN113868037A (en) System and method for judging cable connection accuracy of hard disk backboard
CN111865411A (en) Switch optical module monitoring method and device and related components
KR100440588B1 (en) Status Recognition and Alarm Device of Serial Bus Type Supporting hierarchical Structure
CN117992270B (en) Memory resource management system, method, device, equipment and storage medium
CN110442094B (en) Distributed system arbitration method and device
CN219204558U (en) Network video recorder and network video recorder system
KR19980045414A (en) IPC Controller Fault Monitoring Method of ATM Switching System
CN113867648B (en) Server storage subsystem and control method thereof
CN113360325A (en) Fault processing method, device and system

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20201030

RJ01 Rejection of invention patent application after publication