CN111835198A - Buck-boost switch regulating circuit and regulating method thereof - Google Patents

Buck-boost switch regulating circuit and regulating method thereof Download PDF

Info

Publication number
CN111835198A
CN111835198A CN201910317329.3A CN201910317329A CN111835198A CN 111835198 A CN111835198 A CN 111835198A CN 201910317329 A CN201910317329 A CN 201910317329A CN 111835198 A CN111835198 A CN 111835198A
Authority
CN
China
Prior art keywords
mode
triangular wave
signal
buck
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201910317329.3A
Other languages
Chinese (zh)
Other versions
CN111835198B (en
Inventor
区威文
陈世杰
陈健生
郑闳轩
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Realtek Semiconductor Corp
Original Assignee
Realtek Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Realtek Semiconductor Corp filed Critical Realtek Semiconductor Corp
Priority to CN201910317329.3A priority Critical patent/CN111835198B/en
Publication of CN111835198A publication Critical patent/CN111835198A/en
Application granted granted Critical
Publication of CN111835198B publication Critical patent/CN111835198B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00Conversion of dc power input into dc power output
    • H02M3/02Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H02M3/158Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
    • H02M3/1582Buck-boost converters

Abstract

A buck-boost switch regulation circuit and a regulation method thereof, the buck-boost switch regulation method includes: the method includes outputting a mode signal according to an input voltage and an output voltage, outputting one of a plurality of triangular waves according to the mode signal, comparing a feedback signal with a reference signal to generate an error signal, comparing the error signal with the generated triangular wave to output a comparison signal, and generating a set of switching signals according to the comparison signal. The feedback signal is related to the output voltage. The waveform of the triangular wave generated when the mode signal indicates the panning mode is larger than the waveform of the triangular wave generated when the mode signal indicates the transforming mode.

Description

Buck-boost switch regulating circuit and regulating method thereof
Technical Field
The present invention relates to a buck-boost control mechanism, and more particularly, to a buck-boost switching regulator circuit and a regulating method thereof.
Background
Voltage conversion circuits are commonly found in electronic devices and provide the voltage required by a load by boosting or stepping down an input voltage. In the voltage conversion circuit, a Buck-Boost (Buck-Boost) converter can provide a stable output voltage in a wide voltage variation range.
The buck-boost converter converts an input voltage into an output voltage through the switching of four power switches and the filtering of an inductive energy storage and a capacitor. For a wide voltage variation range, the buck-boost converter may have a pure boost conversion mode, a pure buck conversion mode, and a buck-boost conversion mode.
In general, a control mechanism of a buck-boost converter compares an external error with two triangular waves having the same waveform but different levels by using two comparators to obtain switching control signals of four power switches. When the external error is between the lower peak levels of the two triangular waves, the buck-boost converter is in a pure buck conversion mode. When the external error is between the upper peak levels of the two triangular waves, the buck-boost converter is in a pure boost conversion mode. When the external error is between a lower peak level of the high-level triangular wave and an upper peak level of the low-level triangular wave, the buck-boost converter is in a buck-boost conversion mode.
Disclosure of Invention
However, the design of the control circuit of the buck-boost converter is complicated, and the noise of the output voltage is large in the buck-boost conversion mode.
In view of the above, the present invention provides a buck-boost switch regulator circuit and a regulating method thereof, which use an amplified and down-converted triangular wave as a comparison basis to obtain the state of a power switch in a flat-turn mode, so as to obtain a linear output, thereby preventing a control mechanism from bouncing back and forth between buck and boost, and further reducing the noise generation of the output voltage.
In an embodiment, a buck-boost switching regulation circuit includes: a mode detection unit, a waveform generator, an error amplifier, a comparator and a pulse width modulation circuit. The mode detection unit outputs a mode signal according to an input voltage and an output voltage. The waveform generator outputs one of a plurality of triangular waves according to the mode signal. The error amplifier compares a feedback signal with a reference signal to generate an error signal. In this regard, the feedback signal is related to the output voltage. The comparator compares the error signal with the triangular wave output by the waveform generator to output a comparison signal. The pulse width modulation circuit generates a group of switching signals according to the comparison signal. The waveform of the triangular wave output by the waveform generator when the mode signal represents the flat rotation mode is larger than that of the triangular wave output when the mode signal represents the transformation mode.
In an embodiment, a buck-boost switching regulation method includes: the method includes outputting a mode signal according to an input voltage and an output voltage, generating one of a plurality of triangular waves according to the mode signal, comparing a feedback signal with a reference signal to generate an error signal, comparing the error signal with the generated triangular wave to output a comparison signal, and generating a set of switching signals according to the comparison signal. The feedback signal is related to the output voltage. The waveform of the triangular wave output when the mode signal indicates the panning mode is larger than the waveform of the triangular wave output when the mode signal indicates the transforming mode.
Drawings
FIG. 1 is a schematic diagram of a buck-boost switching regulator circuit according to an embodiment of the present invention.
Fig. 2 is a flow diagram of a buck-boost switching regulation method according to an embodiment of the present invention.
FIG. 3 is a timing diagram of exemplary signals.
Fig. 4 and 5 are schematic diagrams illustrating an exemplary voltage converting circuit performing a step-down operation.
Fig. 6 and 7 are schematic diagrams illustrating an exemplary voltage converting circuit performing a boosting operation.
FIG. 8 is a diagram illustrating an example of the mode detection unit of FIG. 1.
Detailed Description
Referring to fig. 1, a buck-boost switching regulation circuit includes: a mode detection unit 110, a waveform generator 120, an error amplifier 130, a comparator 140, and a Pulse Width Modulation (PWM) circuit 150. The waveform generator 120 is coupled between a first input terminal of the comparator 140 and the mode detection unit 110. A second input of the comparator 140 is coupled to the output of the error amplifier 130. An output terminal of the comparator 140 is coupled to a control terminal of the pwm circuit 150. In some embodiments, the buck-boost switching regulation circuit may further comprise: a voltage conversion circuit 160. The voltage converting circuit 160 is coupled between the voltage input terminal Ni and the voltage output terminal No. An output terminal of the pulse width modulation circuit 150 is coupled to a control terminal of the voltage conversion circuit 160.
Referring to fig. 1 and 2, the mode detecting unit 110 outputs a mode signal Sm according to the input voltage Vi and the output voltage Vo (step S21). In some embodiments, the mode detection unit 110 compares the relationship between the input voltage Vi and the output voltage Vo to know the operation mode of the voltage conversion circuit 160, thereby outputting the mode signal Sm indicating the current operation mode. The voltage conversion circuit 160 operates in a flat-converting mode (e.g., buck-boost converting mode) and a voltage-converting mode (e.g., pure buck converting mode or pure boost converting mode). In an exemplary embodiment, the mode detection unit 110 can receive and detect the input voltage Vi and the output voltage Vo to obtain the current operation mode of the voltage conversion circuit 160, as shown in fig. 1. In another example, the mode detection unit 110 can receive and detect a feedback signal of the input voltage Vi (e.g., a divided voltage of the input voltage Vi) and a feedback signal of the output voltage Vo (e.g., a divided voltage of the output voltage Vo) to obtain a current operation mode (not shown) of the voltage conversion circuit 160. In another example, a feedback signal of the input voltage Vi and the output voltage Vo, or a feedback signal of the input voltage Vi and the output voltage Vo are detected to obtain a current operation mode (not shown) of the voltage converting circuit 160.
In some embodiments, the waveform generator 120 receives the mode signal Sm and outputs one of the triangular waves Sr according to the mode signal Sm (step S22). The waveform of the triangular wave Sr output by the waveform generator 120 when the mode signal Sm indicates the panning mode (i.e., the voltage conversion circuit 160 is currently performing the panning mode) may be larger than the waveform of the triangular wave Sr output when the mode signal Sm indicates the transforming mode (i.e., the voltage conversion circuit 160 is currently performing the transforming mode). In this regard, the triangular waves corresponding to different operation modes are different from each other (e.g., different frequencies or different levels). In some embodiments, the slopes of the triangular waves corresponding to different operation modes may have substantially the same slope.
The first input terminal of the error amplifier 130 receives a feedback signal Sf, and the second input terminal of the error amplifier 130 receives a reference signal Vr. The error amplifier 130 compares the feedback signal Sf with the reference signal Vr and generates an error signal Se according to the comparison result between the feedback signal Sf and the reference signal Vr (step S23). The feedback signal Sf is related to the output voltage Vo. The reference signal Vr is a fixed voltage from a voltage source. In some embodiments, the buck-boost switching regulation circuit may further comprise: a feedback circuit 170, and the feedback circuit 170 is coupled between the voltage output No and the first input terminal of the error amplifier 130. The feedback signal Sf can be generated by the feedback circuit 170 by reading the output voltage Vo. In an exemplary embodiment, the feedback circuit 170 may include a voltage divider circuit, and divides the output voltage Vo to generate the feedback signal Sf. In an exemplary embodiment, the feedback circuit 170 may include a voltage divider circuit. The voltage divider circuit is coupled between the voltage output terminal No and the ground, and the voltage dividing point (having the feedback signal Sf) of the voltage output terminal No is coupled between the first input terminals of the error amplifier (error compensator) 130, so that the comparator 140 outputs the error signal Se accordingly.
A first input of the comparator 140 receives the triangular wave Sr output by the waveform generator 120 and a second input of the comparator 140 receives the error signal Se. In response, the comparator 140 compares the received error signal Se with the received triangular wave Sr, and generates a comparison signal Sc according to the comparison result of the error signal Se and the triangular wave Sr (step S24).
The pwm circuit 150 receives the comparison signal Sc and generates a set of switching signals Srd and Sld according to the comparison signal Sc (step S25). In some embodiments, the pulse width modulation circuit 150 can be implemented as a logic circuit.
The voltage conversion circuit 160 receives the input voltage Vi and converts the input voltage Vi into the output voltage Vo according to the switching signal Srd and the switching signal Sld (step S26).
In some embodiments, the voltage conversion circuit 160 may include four power switches Q1, Q2, Q3, Q4, and an inductor L. A first terminal of the power switch Q1 is coupled to the voltage input terminal Ni, and a second terminal of the power switch Q1 is coupled to the first terminal of the power switch Q2 and the first terminal of the inductor L. A second terminal of the power switch Q2 is coupled to ground. The first terminal of the power switch Q3 is coupled to the voltage output terminal No, and the second terminal of the power switch Q3 is coupled to the first terminal of the power switch Q4 and the second terminal of the inductor L. A second terminal of the power switch Q4 is coupled to ground. The control terminals of the four power switches Q1, Q2, Q3 and Q4 are coupled to the output terminal of the pwm circuit 150. The power switch Q1 is controlled by the switching signal Sld, and the power switch Q2 is controlled by the inverted switching signal Sld. The power switch Q3 is controlled by the switching signal Srd, and the power switch Q4 is controlled by the inverted switching signal Srd.
In some embodiments, the voltage transformation modes may include a pure buck conversion mode M1 and a pure boost conversion mode M2. The panning mode may include a buck-boost conversion mode M3. In an example, when the input voltage Vi is greater than the output voltage Vo, the voltage converting circuit 160 performs the pure step-down converting mode M1 in response to the switching signals Srd and Sld. When the input voltage Vi is less than the output voltage Vo, the voltage conversion circuit 160 performs the pure boost conversion mode M2 in response to the off signals Srd, Sld. When the input voltage Vi is equal to (or approximately equal to) the output voltage Vo, the voltage conversion circuit 160 performs the buck-boost conversion mode M3 in response to the off signals Srd, Sld.
Fig. 3 is a timing chart of an exemplary error signal Se, a triangular wave Sr output from the waveform generator 120, a current signal IL of the inductor L, a switching signal Srd, and a switching signal Sld.
Referring to fig. 1 and 3, the voltage difference of the peak and the valley of the triangular wave Sr output by the waveform generator 120 when the mode signal Sm indicates the buck-boost conversion mode M3 may be about twice as large as the voltage difference of the peak and the valley of the triangular wave Sr output when the mode signal Sm indicates the pure buck conversion mode M1 or the pure boost conversion mode M2.
In an exemplary embodiment, the waveform generator 120 outputs the same triangular wave Sr as the triangular wave Sr output in the pure step-down conversion mode M1 when the mode signal Sm indicates the pure step-down conversion mode M2, but at different levels. In other words, the voltage difference between the peak and the trough of the triangular wave Sr in the pure buck conversion mode M1 is substantially the same as the voltage difference between the peak and the trough of the triangular wave Sr in the pure boost conversion mode M2. Here, the level of the triangular wave Sr when the mode signal Sm indicates the pure down-conversion mode M1 is lower than the level of the triangular wave Sr when the pure up-conversion mode M2. In contrast, the amplitude of the triangular wave Sr output by the waveform generator 120 when the mode signal Sm indicates the pan mode is approximately the sum of the amplitude of the triangular wave Sr output when the mode signal Sm indicates the pure down-conversion mode M1 and the amplitude of the triangular wave Sr output when the mode signal Sm indicates the pure up-conversion mode M2. In other words, the triangular wave Sr when the mode signal Sm indicates the step-down-and-step-up conversion mode M3 corresponds to the superposition of the triangular wave Sr when the mode signal Sm indicates the pure step-down conversion mode M1 and the triangular wave Sr when the mode signal Sm indicates the pure step-up conversion mode M2.
In one embodiment, the frequency of the triangular wave Sr output by the waveform generator 120 when the mode signal Sm indicates the panning mode is smaller than the frequency of the triangular wave Sr output when the mode signal Sm indicates the transforming mode. For example, the frequency of the triangular wave Sr when the mode signal Sm indicates the buck-boost conversion mode M3 may be 1/2T, and the frequency of the triangular wave Sr when the mode signal Sm indicates the pure buck conversion mode M1 or the pure boost conversion mode M2 may be 1/T. That is, the frequency of the triangular wave Sr when the mode signal Sm indicates the buck-boost conversion mode M3 is half the frequency of the triangular wave Sr when the mode signal Sm indicates the pure buck conversion mode M1 or the pure boost conversion mode M2.
The waveforms of the signals shown in fig. 3 are taken as an example. In the pure buck conversion mode M1, during the first time T11 of each period T, the power switches Q1, Q3 are on (on), while the power switches Q2, Q4 are off (off), as shown in fig. 4; during a second time T12 of each period T, the power switches Q2, Q3 are turned on, and the power switches Q1, Q4 are turned off, as shown in FIG. 5.
In the pure boost conversion mode M2, in the intervals of the first time T21 and the third time T23 of each period T, the power switches Q1 and Q4 are turned on, and the power switches Q2 and Q3 are turned off, as shown in fig. 6; during a second time T22 of each period T, the power switches Q1, Q3 are turned on, and the power switches Q2, Q4 are turned off, as shown in FIG. 7.
In the buck-boost conversion mode M3, in the intervals of the first time T31 and the third time T33 of each period 2T, the power switches Q1 and Q3 are turned on, and the power switches Q2 and Q4 are turned off, as shown in fig. 4 and fig. 6; during a second time T32 of each period 2T, the power switches Q2 and Q3 are turned on, and the power switches Q1 and Q4 are turned off, as shown in fig. 5; during a fourth time T34 of each period 2T, the power switches Q1, Q4 are turned on, and the power switches Q2, Q3 are turned off, as shown in FIG. 7.
In some embodiments, referring to fig. 8, the mode detection unit 110 may include two comparators CP1, CP2 and a mode decision unit MD. In this regard, the comparator CP1 receives the input voltage Vi and the output voltage Vo of the first ratio K1 and accordingly outputs a comparison signal S1 to the mode decision unit MD. The comparator CP2 receives the input voltage Vi and the output voltage Vo of the second ratio K2 and outputs a comparison signal S2 to the mode decision unit MD accordingly. The mode decision unit MD decides the transform mode according to the received comparison signals S1 and S2 and outputs the corresponding mode signal Sm to control the operation of the waveform generator 120. Wherein the first ratio K1 is different from the second ratio K2. In this regard, the first ratio K1 may be greater than 50% and less than 100%, while the second ratio K2 may be greater than 100% and less than 150%. In an example, assume that the first ratio K1 is 80% and the second ratio K2 is 120%. When the input voltage Vi is greater than the output voltage Vo of the first proportion K1 and the input voltage Vi is less than the output voltage Vo of the second proportion K2 (i.e., Vi > 80% Vo and Vi < 120% Vo), the mode decision unit MD outputs the mode signal Sm representing the buck-boost conversion mode M3. When the input voltage Vi is greater than the output voltage Vo of the first proportion K1 and the input voltage Vi is greater than the output voltage Vo of the second proportion K2 (i.e., Vi > 80% Vo and Vi > 120% Vo), the mode decision unit MD outputs the mode signal Sm representing the pure down-conversion mode M1. When the input voltage Vi is smaller than the output voltage Vo of the first proportion K1 and the input voltage Vi is smaller than the output voltage Vo of the second proportion K2 (i.e., Vi < 80% Vo and Vi < 120% Vo), the mode decision unit MD outputs the mode signal Sm representing the pure boost conversion mode M2.
In summary, the buck-boost switch regulator circuit and the regulating method thereof according to the present invention have various voltage conversion operation modes, and in the flat-conversion mode, the amplified and down-converted triangular wave Sr is used as a comparison basis to obtain the states of the power switches Q1, Q2, Q3, and Q4, so that a linear output can be achieved to prevent the control mechanism from bouncing back and forth between the buck and boost, thereby reducing the noise generation of the output voltage Vo. In an embodiment, according to the buck-boost switch regulating circuit and the regulating method thereof of the present invention, a control mechanism with relatively simple circuit design is adopted to generate the switching signals Srd, Sld of the power switches Q1, Q2, Q3, Q4. For example, in actual implementation, each operation mode uses a single comparator 140 to compare the external error (error signal Se) with a single triangular wave Sr to obtain the states of the power switches Q1, Q2, Q3, and Q4.
[ notation ] to show
110 mode detection unit 120 waveform generator
130 error amplifier 140 comparator
150 pulse width modulation circuit 160 voltage conversion circuit
170 feedback circuit Ni voltage input terminal
No voltage output end Vi input voltage
Vo output voltage Sm mode signal
Sr triangle wave Sf feedback signal
V r reference signal Se error signal
Sc comparison signal Srd switching signal
Sld switching signal Q1 power switch
Q2 power switch Q3 power switch
Q4 power switch L inductor
M1 pure buck conversion mode M2 pure boost conversion mode
M3 buck-boost conversion mode T period
2T period T11 first time
t12 second time t21 first time
t22 second time t23 third time
t31 first time t32 second time
t33 third time t34 fourth time
IL current signal CP1 comparator
CP2 comparator MD mode decision unit
S1 comparison signal S2 comparison signal
K1 first ratio K2 second ratio
S21-S26

Claims (10)

1. A buck-boost switching regulation circuit comprising:
a mode detection unit for outputting a mode signal according to an input voltage and an output voltage;
a waveform generator outputting one of a plurality of triangular waves according to the mode signal, wherein the waveform of the triangular wave output by the waveform generator when the mode signal indicates a flat rotation mode is larger than the waveform of the triangular wave output when the mode signal indicates a voltage transformation mode;
an error amplifier for comparing a feedback signal with a reference signal to generate an error signal, wherein the feedback signal is related to the output voltage;
a comparator for comparing the error signal with the triangular wave output by the waveform generator to output a comparison signal; and
a pulse width modulation circuit, which generates a group of switch signals according to the comparison signal.
2. The buck-boost switching regulation circuit of claim 1 further comprising:
and the voltage conversion circuit converts the input voltage into the output voltage according to the group of switching signals.
3. The buck-boost switching regulator circuit of claim 1, wherein slopes of the plurality of triangular waves are the same.
4. The buck-boost switching regulator circuit of claim 1, wherein the waveform generator outputs a frequency of the triangular wave when the mode signal indicates the flat-turn mode that is half a frequency of the triangular wave when the mode signal indicates the transformer mode.
5. The buck-boost switching regulator circuit according to claim 1, wherein the transforming mode includes a pure buck conversion mode and a pure boost conversion mode, and the amplitude of the triangular wave output by the waveform generator when the mode signal indicates the flat conversion mode is a sum of the amplitude of the triangular wave output when the mode signal indicates the pure buck conversion mode and the amplitude of the triangular wave output when the mode signal indicates the pure boost conversion mode,
and the level of the triangular wave when the mode signal indicates the pure step-down conversion mode is lower than the level of the triangular wave when the mode signal indicates the pure step-up conversion mode.
6. A buck-boost switching regulation method, comprising:
outputting a mode signal according to an input voltage and an output voltage;
generating one of a plurality of triangular waves according to the mode signal, wherein the waveform of the triangular wave generated when the mode signal represents a flat turning mode is larger than the waveform of the triangular wave generated when the mode signal represents a voltage transformation mode;
comparing a feedback signal with a reference signal to generate an error signal, wherein the feedback signal is related to the output voltage;
comparing the error signal with the generated triangular wave to output a comparison signal; and
a set of switching signals is generated based on the comparison signal.
7. The buck-boost switching regulation method of claim 6 further comprising:
the input voltage is converted into the output voltage according to the set of switching signals.
8. The buck-boost switching regulation method of claim 6 wherein slopes of the plurality of triangular waves are the same.
9. The buck-boost switching regulation method according to claim 6, wherein in the triangular wave generation step, a frequency of the triangular wave when the mode signal indicates the panning mode is half a frequency of the triangular wave when the mode signal indicates the transforming mode.
10. The buck-boost switching regulation method according to claim 6, wherein the transformation mode includes a pure buck conversion mode and a pure boost conversion mode, and in the triangular wave generation step, an amplitude of the triangular wave when the mode signal indicates the flat conversion mode is greater than or equal to a sum of an amplitude of the triangular wave when the mode signal indicates the pure buck conversion mode and an amplitude of the triangular wave when the mode signal indicates the pure boost conversion mode, and a level of the triangular wave when the mode signal indicates the pure buck conversion mode is lower than a level of the triangular wave when the mode signal indicates the pure boost conversion mode.
CN201910317329.3A 2019-04-19 2019-04-19 Buck-boost switch regulating circuit and regulating method thereof Active CN111835198B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910317329.3A CN111835198B (en) 2019-04-19 2019-04-19 Buck-boost switch regulating circuit and regulating method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910317329.3A CN111835198B (en) 2019-04-19 2019-04-19 Buck-boost switch regulating circuit and regulating method thereof

Publications (2)

Publication Number Publication Date
CN111835198A true CN111835198A (en) 2020-10-27
CN111835198B CN111835198B (en) 2022-04-19

Family

ID=72914387

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910317329.3A Active CN111835198B (en) 2019-04-19 2019-04-19 Buck-boost switch regulating circuit and regulating method thereof

Country Status (1)

Country Link
CN (1) CN111835198B (en)

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060198170A1 (en) * 2005-03-02 2006-09-07 Fujitsu Limited DC-DC converter, DC-DC converter control apparatus, power supply apparatus, electronic equipment and control method for DC-DC converter
TW200826452A (en) * 2006-12-04 2008-06-16 Faraday Tech Corp Control circuit and method for a multi-mode buck-boost switching regulator
US7391190B1 (en) * 2006-04-03 2008-06-24 National Semiconductor Corporation Apparatus and method for three-phase buck-boost regulation
US20080303499A1 (en) * 2007-06-11 2008-12-11 Faraday Technology Corp. Control circuit and method for multi-mode buck-boost switching regulator
EP2028752A1 (en) * 2007-08-20 2009-02-25 Austriamicrosystems AG DC/DC converter arrangement and method for DC/DC conversion
US7518346B2 (en) * 2006-03-03 2009-04-14 Texas Instruments Deutschland Gmbh Buck-boost DC/DC converter with overlap control using ramp shift signal
US20090102440A1 (en) * 2007-10-23 2009-04-23 Advanced Analogic Technologies, Inc. Buck-Boost Switching Voltage Regulator
US20100085027A1 (en) * 2008-10-06 2010-04-08 Intersil Americas Inc. System and method for providing linear buck boost transitions within a buck boost converter
CN101944850A (en) * 2009-07-06 2011-01-12 立锜科技股份有限公司 Voltage step-up and down switching power circuit as well as control circuit and method thereof
CN102694469A (en) * 2012-05-21 2012-09-26 成都芯源系统有限公司 DC-DC Voltage Converter
TW201621506A (en) * 2014-10-10 2016-06-16 英特希爾美國公司 Hysteretic current mode buck-boost control architecture

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060198170A1 (en) * 2005-03-02 2006-09-07 Fujitsu Limited DC-DC converter, DC-DC converter control apparatus, power supply apparatus, electronic equipment and control method for DC-DC converter
US7518346B2 (en) * 2006-03-03 2009-04-14 Texas Instruments Deutschland Gmbh Buck-boost DC/DC converter with overlap control using ramp shift signal
US7391190B1 (en) * 2006-04-03 2008-06-24 National Semiconductor Corporation Apparatus and method for three-phase buck-boost regulation
TW200826452A (en) * 2006-12-04 2008-06-16 Faraday Tech Corp Control circuit and method for a multi-mode buck-boost switching regulator
US20080303499A1 (en) * 2007-06-11 2008-12-11 Faraday Technology Corp. Control circuit and method for multi-mode buck-boost switching regulator
EP2028752A1 (en) * 2007-08-20 2009-02-25 Austriamicrosystems AG DC/DC converter arrangement and method for DC/DC conversion
US20090102440A1 (en) * 2007-10-23 2009-04-23 Advanced Analogic Technologies, Inc. Buck-Boost Switching Voltage Regulator
US20100085027A1 (en) * 2008-10-06 2010-04-08 Intersil Americas Inc. System and method for providing linear buck boost transitions within a buck boost converter
CN101944850A (en) * 2009-07-06 2011-01-12 立锜科技股份有限公司 Voltage step-up and down switching power circuit as well as control circuit and method thereof
CN102694469A (en) * 2012-05-21 2012-09-26 成都芯源系统有限公司 DC-DC Voltage Converter
TW201621506A (en) * 2014-10-10 2016-06-16 英特希爾美國公司 Hysteretic current mode buck-boost control architecture

Also Published As

Publication number Publication date
CN111835198B (en) 2022-04-19

Similar Documents

Publication Publication Date Title
US8427128B2 (en) Control circuit and method for reducing output ripple in constant on-time switching regulator
US7372239B2 (en) Multi-output type DC/DC converter
US8344715B2 (en) System and method for adaptive switching frequency control
US8330442B2 (en) DC to DC converter and method for reducing overshoot
US7202642B1 (en) Switching Regulator Capable of Raising System Stability by Virtual Ripple
US7199561B2 (en) DC-DC converter and converter device
US20070252567A1 (en) Switching regulator circuits
US20190393783A1 (en) Constant-frequency control method with fast transient
US8884598B2 (en) Method and apparatus for operating a DC/DC converter
US10651721B2 (en) Multi-phase converter and associated control circuit and control method for undershoot improvement
JP2009148111A (en) Dc-dc converter
US9413242B2 (en) DC/DC converter having a step-up converter supplying a step-down converter
US9985520B2 (en) Pulse width modulator for DC/DC converters
EP1465329A2 (en) Multi-output DC-DC converter
CN103580480A (en) DC-DC controller and converter
US10594209B2 (en) Switching power converter circuit and control circuit thereof
US20230064288A1 (en) Control circuit for switching converter
US8174249B2 (en) Voltage boosting/lowering circuit
CN101483386A (en) DC to DC transformer and control method for reducing overshooting phenomenon
CN106787730B (en) Control method and control circuit of switching circuit and switching circuit
US11742759B2 (en) Voltage converter with loop control
TWI722413B (en) Buck-boost switching regulator and regulating method thereof
CN111835198B (en) Buck-boost switch regulating circuit and regulating method thereof
Lu et al. Current programmed mode control of multi-level flying capacitor converter near zero-ripple current region
US11095220B2 (en) Voltage regulation replica transistors, comparator, ramp signal, and latch circuit

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant