CN111726089A - Intermediate frequency ultrasonic signal processing application system received by transducer - Google Patents
Intermediate frequency ultrasonic signal processing application system received by transducer Download PDFInfo
- Publication number
- CN111726089A CN111726089A CN202010646425.5A CN202010646425A CN111726089A CN 111726089 A CN111726089 A CN 111726089A CN 202010646425 A CN202010646425 A CN 202010646425A CN 111726089 A CN111726089 A CN 111726089A
- Authority
- CN
- China
- Prior art keywords
- capacitor
- resistor
- amplifier
- signal
- pin
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/26—Modifications of amplifiers to reduce influence of noise generated by amplifying elements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/68—Combinations of amplifiers, e.g. multi-channel amplifiers for stereophonics
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Theoretical Computer Science (AREA)
- Amplifiers (AREA)
Abstract
The invention provides an application system for processing intermediate frequency ultrasonic signals received by a transducer, which comprises: the device comprises a signal sampling circuit, a first-stage signal amplifying circuit, a second-stage signal band-pass filtering amplifying circuit, a third-stage signal band-pass filtering amplifying circuit and a fourth-stage RF power detection circuit; the output end of the signal sampling circuit is connected with the input end of the primary signal amplifying circuit; the output end of the primary signal amplifying circuit is connected with the input end of the secondary signal band-pass filtering amplifying circuit; the output end of the secondary signal band-pass filtering amplifying circuit is connected with the input end of the tertiary signal band-pass filtering amplifying circuit; the output end of the three-level signal band-pass filtering amplifying circuit is connected with the four-level RF power detection circuit; the signal processing circuit of the invention can realize the analog-to-digital conversion and the effective reading of the signal without professional signal processing knowledge, thereby greatly reducing the difficulty of signal processing.
Description
Technical Field
The invention relates to the field of ultrasonic waves, in particular to an intermediate-frequency ultrasonic signal processing application system received by a transducer, and more particularly to an ultrasonic reflection signal application circuit.
Background
In the prior art, most of ADC chips with large bandwidth, high precision and ultrahigh-speed sampling are adopted to process signals, peripheral circuits of the high-performance ADC chips are complex, and the requirements on wiring of intermediate-frequency signals on a circuit board and a reference power supply outside the chips are high. Meanwhile, the high-performance ADC samples and reads all the signals processed by the 4 steps, so that a large amount of data (still including part of clutter signals) is generated, the data can be converted from a frequency domain to a time domain by fourier transform, and then an envelope of the signal is extracted for effective processing, so that the common MCU is difficult to meet the data processing requirement of this order, and a high-performance MCU (including a fourier transform module) or an FPGA is required to process a large amount of data, so as to obtain effective data.
In the prior art, a high-performance AD chip is used to sample an ultrasonic reflection signal (application number is cn201910277023.x, which discloses an ultrasonic detection circuit with an analog-to-digital conversion function), and the circuit filters and amplifies a received ultrasonic detection analog signal by a signal filtering and amplifying module, and converts the ultrasonic detection analog signal into an ultrasonic detection digital signal by an analog-to-digital conversion module and outputs the ultrasonic detection digital signal. However, the requirement of the circuit on an AD chip is high, the circuit is complex, and the sampling frequency of the ultrasonic signal is also limited.
Disclosure of Invention
In view of the defects in the prior art, the invention aims to provide an application system for processing an intermediate-frequency ultrasonic signal received by a transducer.
The invention provides an application system for processing intermediate-frequency ultrasonic signals received by a transducer, which comprises:
the device comprises a signal sampling circuit, a first-stage signal amplifying circuit, a second-stage signal band-pass filtering amplifying circuit, a third-stage signal band-pass filtering amplifying circuit and a fourth-stage RF power detection circuit;
the output end of the signal sampling circuit is connected with the input end of the primary signal amplifying circuit;
the output end of the primary signal amplifying circuit is connected with the input end of the secondary signal band-pass filtering amplifying circuit;
the output end of the secondary signal band-pass filtering amplifying circuit is connected with the input end of the tertiary signal band-pass filtering amplifying circuit;
the output end of the three-level signal band-pass filtering amplifying circuit is connected with the four-level RF power detection circuit;
the signal sampling circuit is a primary detection circuit, comprises a capacitor, a resistor and a high-voltage switch diode, and completely outputs an original signal;
the primary signal amplifying circuit comprises a differential amplifying circuit and an inverting amplifying circuit, and amplifies and keeps an original signal in an equal proportion in a working linear interval of the amplifier;
the secondary signal band-pass filtering amplification circuit comprises a band-pass filtering amplification circuit, and can effectively filter clutter signals amplified by the primary signal amplification circuit and retain effective signals;
the three-level signal band-pass filtering and amplifying circuit can further filter clutter signals and amplify effective signals;
the four-stage RF power detection circuit comprises an RF special detector and a peripheral circuit, the frequency domain and the time domain conversion of the amplified and filtered effective signals is realized through the detection circuit, and envelope signals are efficiently read through an analog-to-digital conversion device.
Preferably, the signal sampling circuit includes: the ultrasonic signal is connected with one end of a capacitor C80 through an SONAR _ A input end; an ultrasonic signal is connected with one end of a capacitor C86 through an input end of SONAR _ B, the other end of the capacitor C80 is connected with the anode of a first diode in the half-bridge D12, the cathode of a second diode in the half-bridge D12, one end of a capacitor C84 and one end of a resistor R47; the cathode of the first diode in the half-bridge D12 is connected with the anode of the second diode and the ground; the other end of the capacitor C84 is connected with one end of the resistor R3 and the input end of the primary signal amplifying circuit; the other end of the resistor R3 is grounded and is connected with one end of the link resistor R4; the other end of the resistor R4 is connected with the other input end of the primary signal amplifying circuit and one end of the capacitor C85, and the other end of the capacitor C85 is connected with the other end of the resistor R47, the other end of the capacitor C86 and the anode of the first diode in the half bridge D13; the cathode of the first diode in the half-bridge D13 is connected with the anode of the second diode and the ground; the cathode of the second diode in the half-bridge D13 is connected to the other end of the capacitor C86.
Preferably, the primary signal amplifying circuit includes: the other end of the capacitor C84 is connected with the input end of the primary signal amplification circuit, the input end of the primary signal amplification circuit is connected with one end of a resistor R45, and the other end of the resistor R45 is connected with a second pin of the amplifier U8A, one end of the resistor R33 and one end of the capacitor C74; the other end of the capacitor C74 is connected with the first pin of the amplifier U8A, the other end of the resistor R33 and one end of the resistor R44; the other end of the resistor R44 is connected with the sixth pin of the amplifier U8B, one end of the resistor R32 and one end of the capacitor C73; the other end of the capacitor C73 is connected with the other end of the resistor R32, a seventh pin of the amplifier U8B and the input end of the secondary signal band-pass filtering amplification circuit; the fifth pin of amplifier U8B is connected to ground; the other end of the capacitor C85 is connected with the other input end of the primary signal amplifying circuit, and the other input end of the primary signal amplifying circuit is connected with the resistor R48; the other end of the resistor R48 is connected with the third pin of the amplifier U8A, one end of the resistor R51 and one end of the capacitor C89; the other end of the capacitor C89 is grounded and connected with the other end of the resistor R51; a fourth pin of the amplifier U8A is connected with a negative 5V power supply, one end of a capacitor C91 and one end of a capacitor C92; the other end of the capacitor C91 is grounded; the other end of the capacitor C92 is grounded; an eighth pin of the amplifier U8A is connected with a positive 5V power supply, one end of a capacitor C93 and one end of a capacitor C94; the other terminal of the capacitor C93 is grounded, and the other terminal of the capacitor C94 is grounded.
Preferably, the two-stage signal band-pass filtering and amplifying circuit includes: a seventh pin of the amplifier U8B is connected with an input end of the secondary signal band-pass filtering amplifying circuit, the input end of the secondary signal band-pass filtering amplifying circuit is connected with one end of a resistor R35, and the other end of the resistor R35 is connected with one end of a resistor R42, one end of a capacitor C81 and one end of a capacitor C75; the other end of the resistor R42 is grounded, the other end of the capacitor C75 is connected with one end of the resistor R28 and the first pin of the amplifier U7A, the other end of the resistor R28 is connected with the second pin of the amplifier U7A and the other end of the capacitor C81, and the third pin of the amplifier U7A is grounded; an eighth pin of the amplifier U7A is connected with a positive 5V power supply, one end of a capacitor C99 and one end of a capacitor C100; the other end of the capacitor C99 is grounded; the other end of the capacitor C100 is grounded; a fourth pin of the amplifier U7A is connected with a power supply minus 5V, one end of a capacitor C97 and one end of a capacitor C98; the other end of the capacitor C97 is grounded, the other end of the capacitor C98 is grounded, and a first pin of the amplifier U7A is connected with the input end of the three-stage signal band-pass filtering amplifying circuit.
Preferably, the three-stage signal band-pass filtering and amplifying circuit includes: the first pin of the amplifier U7A is connected with the input end of the three-stage signal band-pass filtering amplifying circuit, the input end of the three-stage signal band-pass filtering amplifying circuit is connected with one end of a resistor R36, the other end of the resistor R36 is connected with one end of a resistor R43, one end of a capacitor C76 and one end of a capacitor C82, the other end of the resistor R43 is grounded, the other end of the capacitor C76 is connected with one end of the resistor R29 and the seventh pin of the amplifier U7B, the other end of the capacitor C82 is connected with the other end of the resistor R29 and the sixth pin of the amplifier U7B, the fifth pin of the amplifier U7B is grounded, and the seventh pin of the amplifier U7B is connected with.
Preferably, the four-stage RF power detection circuit comprises: the seventh pin of the amplifier U7B is connected with the input end of the four-stage RF power detection circuit, the input end of the four-stage RF power detection circuit is connected with one end of a resistor R39, the other end of the resistor R39 is connected with one end of a resistor R49 and one end of a capacitor C83, the other end of a capacitor C83 is connected with one end of a resistor R50 and the eighth pin of the amplifier U9, the other end of a resistor R49 is connected with one end of a capacitor C90 and one end of a resistor R56, the other end of a capacitor C90 is connected with the other end of a resistor R50 and the first pin of the amplifier U9, the other end of a resistor R56 is grounded, the second pin of the amplifier U9 is grounded, the third pin of the amplifier U9 is connected with one end of a capacitor C101, the other end of the capacitor C101 is grounded, the fourth pin of the amplifier U9 is connected with one end of a capacitor C102, one end of a resistor R57, one end of a resistor R53, the other, the other end of the capacitor C103 is grounded, the other end of the capacitor C1 is grounded, the seventh pin of the amplifier U9 is connected with the fifth pin of the amplifier U9, one end of the capacitor C78, one end of the capacitor C79 and one end of the resistor R37, the sixth pin of the amplifier U9 is connected with one end of the capacitor C77, the other end of the capacitor C77 is connected with the other end of the capacitor C78, the other end of the capacitor C79 is grounded, and the other end of the resistor R37 is connected with a positive 5V power supply.
Preferably, the capacitor C1 in the four-stage RF power detector circuit judges whether the capacitor C1 is needed according to the actual debugging condition of the capacitor in the actual circuit board, and if the debugging voltage in the current circuit board reaches a preset value, the capacitor C1 is not needed in the four-stage RF power detector circuit; when the debugging voltage in the current circuit board does not reach the preset value, the four-stage RF power detection circuit needs a capacitor C1.
Preferably, the amplifier U9 is a dedicated amplifier, a logarithmic detector.
Preferably, a test point E7 is arranged at the junction of the resistor R57 and the resistor R53, and a test signal of the test point E7 is an effective signal of ultrasonic waves after the ultrasonic waves are sampled, amplified and detected by a circuit.
Preferably, the amplifier in the signal sampling circuit works in a manner of sampling a dual power supply.
Compared with the prior art, the invention has the following beneficial effects:
1. the signal processing circuit of the invention has less used components and parts and lower design difficulty;
2. the signal processing circuit does not need to use a high-performance ADC chip, a high-performance MCU and an FPGA, so that the cost and the application difficulty of signal detection can be greatly reduced;
3. the signal processing circuit does not need to use a large number of high-performance chips, can reduce the working power consumption of the signal processing module in practical application, and is convenient for the application of portable instruments;
4. the signal processing circuit of the invention can realize the analog-to-digital conversion and the effective reading of the signal without professional signal processing knowledge, thereby greatly reducing the difficulty of signal processing;
5. according to the invention, the special signal amplifier is adopted to convert the signals subjected to band-pass filtering into the time domain through the frequency domain, so that the envelope curve sampling of the frequency domain signals is realized, and the performance requirement of an AD chip for sampling the frequency domain signals is reduced.
Drawings
Other features, objects and advantages of the invention will become more apparent upon reading of the detailed description of non-limiting embodiments with reference to the following drawings:
FIG. 1 is a schematic circuit diagram of an ultrasonic reflected signal system;
1-a signal sampling circuit; 2-a first-stage signal amplification circuit; 3-a second-level signal band-pass filtering and amplifying circuit; 4-three-level signal band-pass filtering and amplifying circuit; 5-four stages of RF power detection circuits.
Detailed Description
The present invention will be described in detail with reference to specific examples. The following examples will assist those skilled in the art in further understanding the invention, but are not intended to limit the invention in any way. It should be noted that it would be obvious to those skilled in the art that various changes and modifications can be made without departing from the spirit of the invention. All falling within the scope of the present invention.
Example 1
The invention adopts a four-stage amplification, filtering and sampling method of a double-circuit voltage feedback type amplifier and an RF power detector to realize the detection of ultrasonic reflection signals.
The invention adopts a special amplifier, namely a logarithmic detector, for post-stage signal processing, the special signal amplifier has simple peripheral circuit and low wiring requirement of a signal line on a circuit board, the 4-step processed signals can be directly converted from a frequency domain to a time domain to directly obtain the envelope curve of effective signals, and the converted signals can be read and sampled by an ADC chip with common performance or an ADC module integrated on an MCU to obtain effective data.
The invention provides an application system for processing intermediate-frequency ultrasonic signals received by a transducer, which comprises:
the device comprises a signal sampling circuit, a first-stage signal amplifying circuit, a second-stage signal band-pass filtering amplifying circuit, a third-stage signal band-pass filtering amplifying circuit and a fourth-stage RF power detection circuit;
the output end of the signal sampling circuit is connected with the input end of the primary signal amplifying circuit;
the output end of the primary signal amplifying circuit is connected with the input end of the secondary signal band-pass filtering amplifying circuit;
the output end of the secondary signal band-pass filtering amplifying circuit is connected with the input end of the tertiary signal band-pass filtering amplifying circuit;
the output end of the three-level signal band-pass filtering amplifying circuit is connected with the four-level RF power detection circuit;
the signal sampling circuit is a primary detection circuit consisting of a capacitor, a resistor and a high-voltage switch diode. The detector circuit comprises capacitors C80, C86, C84 and C85, resistors R47, R3, R4, R45 and R48, high-voltage switching diodes D12 and D13. The primary signal detection circuit can completely output the original signal, so that the sampling and amplification of the later stage are facilitated.
The primary signal amplifying circuit is a primary signal amplifying circuit consisting of a differential amplifying circuit and an inverting amplifying circuit. In the figure, an amplifier U8A, resistors R45, R48, R33 and R51 and capacitors C89 and C74 form a differential amplifying circuit with the gain of 50. In the figure, an amplifier U8B, resistors R44, R32 and a capacitor C73 form an inverting amplifier circuit with the gain of 1. The primary signal amplifying circuit amplifies and maintains the original signal (including effective signal, clutter signal, etc.) in equal proportion in the linear interval of the amplifier.
The secondary signal band-pass filtering amplifying circuit is composed of a band-pass filtering amplifying circuit. In the figure, an amplifier U7A, capacitors C75 and C81 and resistors R28, R35 and R42 form a first-stage band-pass filtering amplifying circuit. The characteristic indexes of the circuit are as follows: the amplification gain is 5.92, the bandwidth is 206.69KHz, the center frequency is 503.04KHz, the first-stage band-pass filtering amplifying circuit can effectively filter various clutter signals amplified by the first-stage signal amplifying circuit, and effective signals are reserved (the center frequency of ultrasonic waves emitted by the transducer is 500 KHz).
The three-stage signal band-pass filtering amplifying circuit is the same as the previous stage band-pass filtering amplifying circuit, in the figure, an amplifier U7B, capacitors C76 and C82 and resistors R29, R36 and R43 form a second stage band-pass filtering amplifying circuit, and according to the circuit characteristics: the amplification gain is 5.92, the bandwidth is 206.69KHz, the center frequency is 503.04KHz, clutter signals are further filtered, and effective signals are amplified.
The four-stage RF power detection circuit is composed of an RF special detector and a peripheral circuit thereof. In the figure, a special detector U9, resistors R49, R50, R56, R37, R53 and R57, capacitors C83, C90, C101, C77, C78, C79, C102, C103 and C1 form a power detection circuit, and effective signals amplified and filtered at a previous stage are converted in frequency domain and time domain through the detection circuit, so that envelope signals can be read efficiently through an analog-to-digital conversion device.
Specifically, the signal sampling circuit includes: the ultrasonic signal is connected with one end of a capacitor C80 through an SONAR _ A input end; an ultrasonic signal is connected with one end of a capacitor C86 through an input end of SONAR _ B, the other end of the capacitor C80 is connected with the anode of a first diode in the half-bridge D12, the cathode of a second diode in the half-bridge D12, one end of a capacitor C84 and one end of a resistor R47; the cathode of the first diode in the half-bridge D12 is connected with the anode of the second diode and the ground; the other end of the capacitor C84 is connected with one end of the resistor R3 and the input end of the primary signal amplifying circuit; the other end of the resistor R3 is grounded and is connected with one end of the link resistor R4; the other end of the resistor R4 is connected with the other input end of the primary signal amplifying circuit and one end of the capacitor C85, and the other end of the capacitor C85 is connected with the other end of the resistor R47, the other end of the capacitor C86 and the anode of the first diode in the half bridge D13; the cathode of the first diode in the half-bridge D13 is connected with the anode of the second diode and the ground; the cathode of the second diode in the half-bridge D13 is connected to the other end of the capacitor C86.
Specifically, the primary signal amplifying circuit includes: the other end of the capacitor C84 is connected with the input end of the primary signal amplification circuit, the input end of the primary signal amplification circuit is connected with one end of a resistor R45, and the other end of the resistor R45 is connected with a second pin of the amplifier U8A, one end of the resistor R33 and one end of the capacitor C74; the other end of the capacitor C74 is connected with the first pin of the amplifier U8A, the other end of the resistor R33 and one end of the resistor R44; the other end of the resistor R44 is connected with the sixth pin of the amplifier U8B, one end of the resistor R32 and one end of the capacitor C73; the other end of the capacitor C73 is connected with the other end of the resistor R32, a seventh pin of the amplifier U8B and the input end of the secondary signal band-pass filtering amplification circuit; the fifth pin of amplifier U8B is connected to ground; the other end of the capacitor C85 is connected with the other input end of the primary signal amplifying circuit, and the other input end of the primary signal amplifying circuit is connected with the resistor R48; the other end of the resistor R48 is connected with the third pin of the amplifier U8A, one end of the resistor R51 and one end of the capacitor C89; the other end of the capacitor C89 is grounded and connected with the other end of the resistor R51; a fourth pin of the amplifier U8A is connected with a negative 5V power supply, one end of a capacitor C91 and one end of a capacitor C92; the other end of the capacitor C91 is grounded; the other end of the capacitor C92 is grounded; an eighth pin of the amplifier U8A is connected with a positive 5V power supply, one end of a capacitor C93 and one end of a capacitor C94; the other terminal of the capacitor C93 is grounded, and the other terminal of the capacitor C94 is grounded.
Specifically, the two-stage signal band-pass filtering and amplifying circuit includes: a seventh pin of the amplifier U8B is connected with an input end of the secondary signal band-pass filtering amplifying circuit, the input end of the secondary signal band-pass filtering amplifying circuit is connected with one end of a resistor R35, and the other end of the resistor R35 is connected with one end of a resistor R42, one end of a capacitor C81 and one end of a capacitor C75; the other end of the resistor R42 is grounded, the other end of the capacitor C75 is connected with one end of the resistor R28 and the first pin of the amplifier U7A, the other end of the resistor R28 is connected with the second pin of the amplifier U7A and the other end of the capacitor C81, and the third pin of the amplifier U7A is grounded; an eighth pin of the amplifier U7A is connected with a positive 5V power supply, one end of a capacitor C99 and one end of a capacitor C100; the other end of the capacitor C99 is grounded; the other end of the capacitor C100 is grounded; a fourth pin of the amplifier U7A is connected with a power supply minus 5V, one end of a capacitor C97 and one end of a capacitor C98; the other end of the capacitor C97 is grounded, the other end of the capacitor C98 is grounded, and a first pin of the amplifier U7A is connected with the input end of the three-stage signal band-pass filtering amplifying circuit.
Specifically, the three-stage signal band-pass filtering and amplifying circuit includes: the first pin of the amplifier U7A is connected with the input end of the three-stage signal band-pass filtering amplifying circuit, the input end of the three-stage signal band-pass filtering amplifying circuit is connected with one end of a resistor R36, the other end of the resistor R36 is connected with one end of a resistor R43, one end of a capacitor C76 and one end of a capacitor C82, the other end of the resistor R43 is grounded, the other end of the capacitor C76 is connected with one end of the resistor R29 and the seventh pin of the amplifier U7B, the other end of the capacitor C82 is connected with the other end of the resistor R29 and the sixth pin of the amplifier U7B, the fifth pin of the amplifier U7B is grounded, and the seventh pin of the amplifier U7B is connected with.
Specifically, the four-stage RF power detection circuit includes: the seventh pin of the amplifier U7B is connected with the input end of the four-stage RF power detection circuit, the input end of the four-stage RF power detection circuit is connected with one end of a resistor R39, the other end of the resistor R39 is connected with one end of a resistor R49 and one end of a capacitor C83, the other end of a capacitor C83 is connected with one end of a resistor R50 and the eighth pin of the amplifier U9, the other end of a resistor R49 is connected with one end of a capacitor C90 and one end of a resistor R56, the other end of a capacitor C90 is connected with the other end of a resistor R50 and the first pin of the amplifier U9, the other end of a resistor R56 is grounded, the second pin of the amplifier U9 is grounded, the third pin of the amplifier U9 is connected with one end of a capacitor C101, the other end of the capacitor C101 is grounded, the fourth pin of the amplifier U9 is connected with one end of a capacitor C102, one end of a resistor R57, one end of a resistor R53, the other, the other end of the capacitor C103 is grounded, the other end of the capacitor C1 is grounded, the seventh pin of the amplifier U9 is connected with the fifth pin of the amplifier U9, one end of the capacitor C78, one end of the capacitor C79 and one end of the resistor R37, the sixth pin of the amplifier U9 is connected with one end of the capacitor C77, the other end of the capacitor C77 is connected with the other end of the capacitor C78, the other end of the capacitor C79 is grounded, and the other end of the resistor R37 is connected with a positive 5V power supply.
Specifically, the capacitor C1 in the four-stage RF power detector circuit judges whether the capacitor C1 is needed according to the actual debugging condition of the capacitor in the actual circuit board, and if the debugging voltage in the current circuit board reaches a preset value, the capacitor C1 is not needed in the four-stage RF power detector circuit; when the debugging voltage in the current circuit board does not reach the preset value, the four-stage RF power detection circuit needs a capacitor C1.
Specifically, the amplifier U9 is a dedicated amplifier, a logarithmic detector.
Specifically, a test point E7 is arranged at the junction of the resistor R57 and the resistor R53, and a test signal of the test point E7 is an effective signal obtained by sampling, amplifying and detecting an ultrasonic wave by a circuit.
Specifically, the amplifier in the signal sampling circuit works in a mode of sampling dual power supplies.
Example 2:
example is a modification of example 1
Ultrasonic reflection signals SONAR _ A and SONAR _ B in the signal sampling circuit are sampled by a filter capacitor and a half bridge, then the signals are loaded at two ends of a resistor R47 to form differential signals, and the differential signals obtained by inputting the differential signals into an RC filter circuit again are input into a primary signal amplifying circuit.
Amplifier sampling dual-power-supply mode work in signal sampling circuit
The output signal is subjected to low-pass filtering by resistors R45 and R48 to remove burr and noise signals, then the output signal is input into a second pin and a third pin of an amplifier U8 to amplify the signal by 100 times and output, and a signal measurement point E5 can measure the amplified signal. The amplified signal is input into a sixth pin of an amplifier U8 to increase the output impedance of the signal, the output signal can be measured at a signal measuring point E1, the output signal is input into a second pin of the amplifier U7 after burrs and noises are removed through a resistor R35 and a capacitor C81, the signal is output through a first pin after being amplified by 5.92 times through band-pass filtering, the output signal is input into a sixth pin of the amplifier U7 after the burrs and the noises are removed through a resistor R36 and a capacitor C82 again, and the signal is output through a seventh pin after being amplified by 5.92 times through band-pass filtering again. An output signal is input into an eighth pin of the special amplifier U9 through a resistor R39 and a capacitor C83, and the signal is output through the eighth pin after being converted from a frequency domain to a time domain through the special amplifier.
And finally, the signal output by the eighth pin is the ultrasonic reflection signal which needs to be finally detected.
In the description of the present application, it is to be understood that the terms "upper", "lower", "front", "rear", "left", "right", "vertical", "horizontal", "top", "bottom", "inner", "outer", and the like indicate orientations or positional relationships based on those shown in the drawings, and are only for convenience in describing the present application and simplifying the description, but do not indicate or imply that the referred device or element must have a specific orientation, be constructed in a specific orientation, and be operated, and thus, should not be construed as limiting the present application.
Those skilled in the art will appreciate that, in addition to implementing the systems, apparatus, and various modules thereof provided by the present invention in purely computer readable program code, the same procedures can be implemented entirely by logically programming method steps such that the systems, apparatus, and various modules thereof are provided in the form of logic gates, switches, application specific integrated circuits, programmable logic controllers, embedded microcontrollers and the like. Therefore, the system, the device and the modules thereof provided by the present invention can be considered as a hardware component, and the modules included in the system, the device and the modules thereof for implementing various programs can also be considered as structures in the hardware component; modules for performing various functions may also be considered to be both software programs for performing the methods and structures within hardware components.
The foregoing description of specific embodiments of the present invention has been presented. It is to be understood that the present invention is not limited to the specific embodiments described above, and that various changes or modifications may be made by one skilled in the art within the scope of the appended claims without departing from the spirit of the invention. The embodiments and features of the embodiments of the present application may be combined with each other arbitrarily without conflict.
Claims (10)
1. An application system for processing an intermediate frequency ultrasonic signal received by a transducer, comprising:
the device comprises a signal sampling circuit, a first-stage signal amplifying circuit, a second-stage signal band-pass filtering amplifying circuit, a third-stage signal band-pass filtering amplifying circuit and a fourth-stage RF power detection circuit;
the output end of the signal sampling circuit is connected with the input end of the primary signal amplifying circuit;
the output end of the primary signal amplifying circuit is connected with the input end of the secondary signal band-pass filtering amplifying circuit;
the output end of the secondary signal band-pass filtering amplifying circuit is connected with the input end of the tertiary signal band-pass filtering amplifying circuit;
the output end of the three-level signal band-pass filtering amplifying circuit is connected with the four-level RF power detection circuit;
the signal sampling circuit is a primary detection circuit, comprises a capacitor, a resistor and a high-voltage switch diode, and completely outputs an original signal;
the primary signal amplifying circuit comprises a differential amplifying circuit and an inverting amplifying circuit, and amplifies and keeps an original signal in an equal proportion in a working linear interval of the amplifier;
the secondary signal band-pass filtering amplification circuit comprises a band-pass filtering amplification circuit, and can effectively filter clutter signals amplified by the primary signal amplification circuit and retain effective signals;
the three-level signal band-pass filtering and amplifying circuit can further filter clutter signals and amplify effective signals;
the four-stage RF power detection circuit comprises an RF special detector and a peripheral circuit, the frequency domain and the time domain conversion of the amplified and filtered effective signals is realized through the detection circuit, and envelope signals are efficiently read through an analog-to-digital conversion device.
2. The transducer-received intermediate frequency ultrasonic signal processing application of claim 1, wherein the signal sampling circuit comprises: the ultrasonic signal is connected with one end of a capacitor C80 through an SONAR _ A input end; an ultrasonic signal is connected with one end of a capacitor C86 through an input end of SONAR _ B, the other end of the capacitor C80 is connected with the anode of a first diode in the half-bridge D12, the cathode of a second diode in the half-bridge D12, one end of a capacitor C84 and one end of a resistor R47; the cathode of the first diode in the half-bridge D12 is connected with the anode of the second diode and the ground; the other end of the capacitor C84 is connected with one end of the resistor R3 and the input end of the primary signal amplifying circuit; the other end of the resistor R3 is grounded and is connected with one end of the link resistor R4; the other end of the resistor R4 is connected with the other input end of the primary signal amplifying circuit and one end of the capacitor C85, and the other end of the capacitor C85 is connected with the other end of the resistor R47, the other end of the capacitor C86 and the anode of the first diode in the half bridge D13; the cathode of the first diode in the half-bridge D13 is connected with the anode of the second diode and the ground; the cathode of the second diode in the half-bridge D13 is connected to the other end of the capacitor C86.
3. The if ultrasonic signal processing application system of claim 1, wherein the primary signal amplifying circuit comprises: the other end of the capacitor C84 is connected with the input end of the primary signal amplification circuit, the input end of the primary signal amplification circuit is connected with one end of a resistor R45, and the other end of the resistor R45 is connected with a second pin of the amplifier U8A, one end of the resistor R33 and one end of the capacitor C74; the other end of the capacitor C74 is connected with the first pin of the amplifier U8A, the other end of the resistor R33 and one end of the resistor R44; the other end of the resistor R44 is connected with the sixth pin of the amplifier U8B, one end of the resistor R32 and one end of the capacitor C73; the other end of the capacitor C73 is connected with the other end of the resistor R32, a seventh pin of the amplifier U8B and the input end of the secondary signal band-pass filtering amplification circuit; the fifth pin of amplifier U8B is connected to ground; the other end of the capacitor C85 is connected with the other input end of the primary signal amplifying circuit, and the other input end of the primary signal amplifying circuit is connected with the resistor R48; the other end of the resistor R48 is connected with the third pin of the amplifier U8A, one end of the resistor R51 and one end of the capacitor C89; the other end of the capacitor C89 is grounded and connected with the other end of the resistor R51; a fourth pin of the amplifier U8A is connected with a negative 5V power supply, one end of a capacitor C91 and one end of a capacitor C92; the other end of the capacitor C91 is grounded; the other end of the capacitor C92 is grounded; an eighth pin of the amplifier U8A is connected with a positive 5V power supply, one end of a capacitor C93 and one end of a capacitor C94; the other terminal of the capacitor C93 is grounded, and the other terminal of the capacitor C94 is grounded.
4. The if ultrasonic signal processing application system of claim 1, wherein the secondary signal bandpass filtering and amplifying circuit comprises: a seventh pin of the amplifier U8B is connected with an input end of the secondary signal band-pass filtering amplifying circuit, the input end of the secondary signal band-pass filtering amplifying circuit is connected with one end of a resistor R35, and the other end of the resistor R35 is connected with one end of a resistor R42, one end of a capacitor C81 and one end of a capacitor C75; the other end of the resistor R42 is grounded, the other end of the capacitor C75 is connected with one end of the resistor R28 and the first pin of the amplifier U7A, the other end of the resistor R28 is connected with the second pin of the amplifier U7A and the other end of the capacitor C81, and the third pin of the amplifier U7A is grounded; an eighth pin of the amplifier U7A is connected with a positive 5V power supply, one end of a capacitor C99 and one end of a capacitor C100; the other end of the capacitor C99 is grounded; the other end of the capacitor C100 is grounded; a fourth pin of the amplifier U7A is connected with a power supply minus 5V, one end of a capacitor C97 and one end of a capacitor C98; the other end of the capacitor C97 is grounded, the other end of the capacitor C98 is grounded, and a first pin of the amplifier U7A is connected with the input end of the three-stage signal band-pass filtering amplifying circuit.
5. The if ultrasonic signal processing application system of claim 1, wherein the three-stage signal bandpass filtering and amplifying circuit comprises: the first pin of the amplifier U7A is connected with the input end of the three-stage signal band-pass filtering amplifying circuit, the input end of the three-stage signal band-pass filtering amplifying circuit is connected with one end of a resistor R36, the other end of the resistor R36 is connected with one end of a resistor R43, one end of a capacitor C76 and one end of a capacitor C82, the other end of the resistor R43 is grounded, the other end of the capacitor C76 is connected with one end of the resistor R29 and the seventh pin of the amplifier U7B, the other end of the capacitor C82 is connected with the other end of the resistor R29 and the sixth pin of the amplifier U7B, the fifth pin of the amplifier U7B is grounded, and the seventh pin of the amplifier U7B is connected with.
6. The transducer-received intermediate frequency ultrasonic signal processing application of claim 1, wherein the four-stage RF power detection circuit comprises: the seventh pin of the amplifier U7B is connected with the input end of the four-stage RF power detection circuit, the input end of the four-stage RF power detection circuit is connected with one end of a resistor R39, the other end of the resistor R39 is connected with one end of a resistor R49 and one end of a capacitor C83, the other end of a capacitor C83 is connected with one end of a resistor R50 and the eighth pin of the amplifier U9, the other end of a resistor R49 is connected with one end of a capacitor C90 and one end of a resistor R56, the other end of a capacitor C90 is connected with the other end of a resistor R50 and the first pin of the amplifier U9, the other end of a resistor R56 is grounded, the second pin of the amplifier U9 is grounded, the third pin of the amplifier U9 is connected with one end of a capacitor C101, the other end of the capacitor C101 is grounded, the fourth pin of the amplifier U9 is connected with one end of a capacitor C102, one end of a resistor R57, one end of a resistor R53, the other, the other end of the capacitor C103 is grounded, the other end of the capacitor C1 is grounded, the seventh pin of the amplifier U9 is connected with the fifth pin of the amplifier U9, one end of the capacitor C78, one end of the capacitor C79 and one end of the resistor R37, the sixth pin of the amplifier U9 is connected with one end of the capacitor C77, the other end of the capacitor C77 is connected with the other end of the capacitor C78, the other end of the capacitor C79 is grounded, and the other end of the resistor R37 is connected with a positive 5V power supply.
7. The system as claimed in claim 6, wherein the capacitor C1 in the four-stage RF power detector circuit determines whether the capacitor C1 is needed according to the actual debugging condition of the capacitor in the circuit board, and if the debugging voltage in the circuit board reaches a preset value, the capacitor C1 is not needed in the four-stage RF power detector circuit; when the debugging voltage in the current circuit board does not reach the preset value, the four-stage RF power detection circuit needs a capacitor C1.
8. The if ultrasonic signal processing application received by the transducer of claim 6, wherein the amplifier U9 is a dedicated amplifier, a logarithmic detector.
9. The application system for processing the intermediate frequency ultrasonic signals received by the transducer according to claim 6, wherein a test point E7 is provided at the junction of the resistor R57 and the resistor R53, and a test signal of the test point E7 is an effective signal after ultrasonic waves are sampled, amplified and detected by a circuit.
10. The transducer-received intermediate frequency ultrasonic signal processing application system of claim 2, wherein the amplifier in the signal sampling circuit operates in a dual power supply mode.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010646425.5A CN111726089A (en) | 2020-07-07 | 2020-07-07 | Intermediate frequency ultrasonic signal processing application system received by transducer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010646425.5A CN111726089A (en) | 2020-07-07 | 2020-07-07 | Intermediate frequency ultrasonic signal processing application system received by transducer |
Publications (1)
Publication Number | Publication Date |
---|---|
CN111726089A true CN111726089A (en) | 2020-09-29 |
Family
ID=72573121
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202010646425.5A Pending CN111726089A (en) | 2020-07-07 | 2020-07-07 | Intermediate frequency ultrasonic signal processing application system received by transducer |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN111726089A (en) |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1685355A (en) * | 2002-07-03 | 2005-10-19 | 拉森矿物有限责任公司 | Variable frequency tag |
CN202075264U (en) * | 2011-04-29 | 2011-12-14 | 武汉华和机电技术有限公司 | Ultrasonic sensor for ultrasonic pile foundation detection |
CN102364336A (en) * | 2011-04-29 | 2012-02-29 | 武汉华和机电技术有限公司 | Ultrasonic wave sensor for pile supersonic wave detection |
CN203086406U (en) * | 2012-11-28 | 2013-07-24 | 北京中讯四方科技股份有限公司 | Amplification demodulation equipment |
CN108007531A (en) * | 2017-11-28 | 2018-05-08 | 中船重工环境工程有限公司 | A kind of echo signal processing circuit of ultrasonic material level meter |
CN111076793A (en) * | 2019-12-30 | 2020-04-28 | 江河瑞通(北京)技术有限公司 | Ultrasonic liquid level measuring device and method special for inspection well |
-
2020
- 2020-07-07 CN CN202010646425.5A patent/CN111726089A/en active Pending
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1685355A (en) * | 2002-07-03 | 2005-10-19 | 拉森矿物有限责任公司 | Variable frequency tag |
CN202075264U (en) * | 2011-04-29 | 2011-12-14 | 武汉华和机电技术有限公司 | Ultrasonic sensor for ultrasonic pile foundation detection |
CN102364336A (en) * | 2011-04-29 | 2012-02-29 | 武汉华和机电技术有限公司 | Ultrasonic wave sensor for pile supersonic wave detection |
CN203086406U (en) * | 2012-11-28 | 2013-07-24 | 北京中讯四方科技股份有限公司 | Amplification demodulation equipment |
CN108007531A (en) * | 2017-11-28 | 2018-05-08 | 中船重工环境工程有限公司 | A kind of echo signal processing circuit of ultrasonic material level meter |
CN111076793A (en) * | 2019-12-30 | 2020-04-28 | 江河瑞通(北京)技术有限公司 | Ultrasonic liquid level measuring device and method special for inspection well |
Non-Patent Citations (5)
Title |
---|
ADI: "AD8310芯片手册", 《HTTPS://WWW.ANALOG.COM/MEDIA/EN/TECHNICAL-DOCUMENTATION/DATA-SHEETS/AD8310.PDF》 * |
AMEYA360: "一文深入了解差动放大器", 《HTTPSWWW.EECHINA.COMTHREAD-526921-1-1.HTML》 * |
刘英泽: "《模拟电子技术》", 31 August 2011, 天津大学出版社 * |
刘谋荣: "一种低噪声大地电磁数据采集电路设计", 《舰船电子工程》 * |
曾新亮: "《新编模拟基础电路原理与应用》", 30 September 2015, 武汉大学出版社 * |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104635555A (en) | Analog signal conditioning circuit of high-accuracy data collecting system | |
CN108287270A (en) | A kind of electromagnet radiation detection system | |
CN104198826A (en) | Pulse signal detection system, method and particle counter | |
CN111726089A (en) | Intermediate frequency ultrasonic signal processing application system received by transducer | |
CN204244188U (en) | Signal based on lock-in amplifier amplifies and testing circuit | |
CN204064466U (en) | A kind of automobile-used infrared temperature measurement apparatus | |
CN212675023U (en) | Direct-current micro-current detection circuit | |
CN209542835U (en) | Echo signal processing circuit | |
WO2024036836A1 (en) | Ultrasonic vibration fusion adaptive conditioning circuit and flexible module | |
CN215005602U (en) | Front-end sampling circuit system in mixed signal test circuit | |
CN115327327A (en) | Cable partial discharge detector based on ultrasonic technology | |
CN212259135U (en) | Computer image acquisition device | |
CN112630524A (en) | Low-current signal acquisition processing circuit and acquisition processing method | |
CN221572666U (en) | Current detection system | |
CN212137645U (en) | ADC acquisition circuit | |
CN210572113U (en) | Aircraft multilayer structure corrodes detector | |
CN211453476U (en) | Full-waveform ultrasonic flaw detector | |
CN114113988A (en) | Signal loss real-time detection circuit and method | |
CN113670345A (en) | Low-noise photoelectric detection device for decomposing photocurrent signal | |
CN107734429B (en) | A kind of double miaow noise reductions disappear echo circuit | |
CN219592391U (en) | Low-frequency differential signal acquisition circuit based on operational amplifier | |
CN111077219A (en) | Full-waveform ultrasonic flaw detector | |
CN214795658U (en) | Data acquisition system based on Internet of things | |
CN216904872U (en) | High-speed ADC gathers and signal processing circuit | |
CN219247809U (en) | Low-noise amplifying circuit based on current signal |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20200929 |