CN111725980A - Negative sequence regulator-based matrix converter network side low-frequency harmonic suppression method - Google Patents

Negative sequence regulator-based matrix converter network side low-frequency harmonic suppression method Download PDF

Info

Publication number
CN111725980A
CN111725980A CN202010706928.7A CN202010706928A CN111725980A CN 111725980 A CN111725980 A CN 111725980A CN 202010706928 A CN202010706928 A CN 202010706928A CN 111725980 A CN111725980 A CN 111725980A
Authority
CN
China
Prior art keywords
current component
axis current
sequence
matrix converter
input end
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
CN202010706928.7A
Other languages
Chinese (zh)
Inventor
许宇翔
王培良
雷能玮
蒋永峰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huzhou University
Original Assignee
Huzhou University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huzhou University filed Critical Huzhou University
Priority to CN202010706928.7A priority Critical patent/CN111725980A/en
Publication of CN111725980A publication Critical patent/CN111725980A/en
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/12—Arrangements for reducing harmonics from ac input or output
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J3/00—Circuit arrangements for ac mains or ac distribution networks
    • H02J3/01—Arrangements for reducing harmonics or ripples
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M5/00—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases
    • H02M5/02—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases without intermediate conversion into dc
    • H02M5/04—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases without intermediate conversion into dc by static converters
    • H02M5/22—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases without intermediate conversion into dc by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M5/275—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases without intermediate conversion into dc by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M5/293—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases without intermediate conversion into dc by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M5/00—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases
    • H02M5/02—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases without intermediate conversion into dc
    • H02M5/04—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases without intermediate conversion into dc by static converters
    • H02M5/22—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases without intermediate conversion into dc by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M5/275—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases without intermediate conversion into dc by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M5/293—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases without intermediate conversion into dc by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M5/2932—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases without intermediate conversion into dc by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage, current or power
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E40/00—Technologies for an efficient electrical power generation, transmission or distribution
    • Y02E40/40—Arrangements for reducing harmonics

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Ac-Ac Conversion (AREA)

Abstract

The invention discloses a negative sequence regulator-based matrix converter network side low-frequency harmonic suppression method, relates to the technical field of matrix converter control, and comprises the steps of obtaining input power supply network side voltage, obtaining theta after coordinate transformationpAnd thetanObtaining current of network side and obtaining current components of positive sequence, negative sequence d axis and q axis after coordinate transformation, then obtaining reference values of current components of positive sequence, negative sequence d axis and q axis by calculation, obtaining control values of current components of positive sequence, negative sequence d axis and q axis of input end by positive sequence PI regulator and negative sequence PI regulator, then obtaining control values of current components of positive sequence, negative sequence α axis and β axis of input end by coordinate transformation, then obtaining control values of current components of α axis and β axis of input end by respectively inputting to first adder and second adder, then obtaining switching signal by duty ratio calculation according to the above to control three phases-And the working state of each switching tube in the two-phase matrix converter. The invention inhibits the low-frequency harmonic current at the network side under the conventional modulation method and improves the input side performance of the system.

Description

Negative sequence regulator-based matrix converter network side low-frequency harmonic suppression method
Technical Field
The invention relates to the technical field of matrix converter control, in particular to a negative sequence regulator-based matrix converter network side low-frequency harmonic suppression method.
Background
A three-phase-two-phase matrix converter (3-2MC) is a special form of a traditional M-phase multiplied by N-phase matrix converter, and is different from a back-to-back topological converter, because a middle link large-capacity energy storage capacitor is not arranged, input and output are mutually coupled, if two-phase output voltage or current is independently regulated, network side current contains low-order harmonic component, and the content of harmonic is in direct proportion to the asymmetry degree of the two-phase output voltage or current.
Assume the net side voltage eabcThe expression formula of the ideal three-phase symmetrical distribution voltage is shown as the formula (1):
Figure BDA0002595150860000011
in the formula EiRepresenting the magnitude of the net side voltage. Assuming that the output two phases are orthogonal AC voltages, the two-phase voltage u on the output side1And u2Are respectively:
Figure BDA0002595150860000012
in the formula of U1And U2Output voltage amplitude, omega, for two-phase independent loads respectivelyoIs the output voltage angular frequency; defining the output asymmetry as U2/U1And U is1≥U2. Neglecting the phase difference between the output voltage and the output current, the total power expression of the two phases can be obtained from the above expression:
Figure BDA0002595150860000021
in the formula I1、I2The amplitudes of the output two-phase currents are respectively,
Figure BDA0002595150860000022
to output power PoOfThe components of the stream are such that,
Figure BDA0002595150860000023
to output power PoOf the ac component.
As can be seen from equation (3), when the two-phase output is independently adjusted, the grid-side current inevitably contains low-frequency harmonic components in addition to the fundamental wave according to the input-output instantaneous power balance principle, regardless of the system loss. Neglecting the high-frequency harmonic amount in the network side current, assuming three-phase network side current iabcThe expression is as follows:
Figure BDA0002595150860000024
in the formula Ii2、Ii3Respectively, the frequency of net side current is omegai2、ωi3The amplitudes of the low frequency harmonic currents, assuming that the amplitudes of the two low frequency harmonic currents satisfy: i isi2＝Ii3。
The input power P obtained from the formulas (1) and (4)iThe expression is as follows:
Figure BDA0002595150860000025
according to the principle of input-output power balance, i.e.
Figure BDA0002595150860000026
The following relationship can be obtained:
Figure BDA0002595150860000027
if the input and output frequencies are both omegaiAt this time, ωi2＝3ωi，ωi3＝ωiI.e. the grid side current contains low frequency harmonics of the input frequency, which is three times the input frequency, since this frequency is higher than the switching frequency (f)s10kHz) is much smaller and therefore harder to filter out with a filter.
When the input and output have the same frequency, the expression of the net side current can be further obtained according to the formula (4) and the formula (6):
Figure BDA0002595150860000031
from the above formula, under the condition of independently adjusting two-phase output voltage, the approximate theoretical calculation expression of the low-frequency harmonic content in the network side current is as follows:
Figure BDA0002595150860000032
therefore, as can be seen from equation (8), the grid-side current iabcMedium and low frequency harmonic content ηabcThe low-frequency harmonic content in the grid-side current is higher when the asymmetry degree is higher.
The output-side voltage modulation function expression is represented by equation (9):
Figure BDA0002595150860000033
in the formula, M1Is a first output side modulation factor, M2Is the second output side modulation factor.
The voltage transmission rate of the system depends on the magnitude of the modulation coefficients of the network side and the output side, and the modulation function of the output side of the matrix converter for independently adjusting the two-phase output needs to satisfy the following relation:
Figure BDA0002595150860000041
the output-side modulation factor M can be derived from equation (10)1The value range is as follows:
Figure BDA0002595150860000042
from the above formula, it can be seen that the modulation factor M at the output side of the matrix converter for independently adjusting the two-phase output voltage1The value range is only related to the output asymmetry, so that the voltage transmission rate lambda expression of the system can be obtained as follows:
Figure BDA0002595150860000043
in the formula, M1_maxFor modulating the coefficient M on the output side1The maximum value of (a) is,
Figure BDA0002595150860000044
Mrecfor virtual rectification side modulation factor, MrecLess than or equal to 1; cos (γ) is the input power factor, and cos (γ) is 1 at unity power factor.
In order to solve the above-mentioned defects of low harmonic component in the grid side current, some control strategies are proposed, such as the control Strategy (hereinafter referred to as conventional Modulation method) for independently adjusting Two output phases disclosed in the documents of Development of Modulation Strategy for Two-Phase AC-AC matrix converters, Sangshin Kwak, a.t., IEEE transformations on energy conversion, vol.20, No.2, JUNE 2005, but all have some defects, such as open loop control, which can only achieve Two-Phase asymmetric sinusoidal output, and cannot ensure the input performance, i.e., the input and output frequencies are not equal, low frequency harmonics related to the input and output frequencies occur, and the content of the harmonics is related to the output asymmetry.
For another example, domestic scholars propose a four-terminal output 3-2MC topology with compensation phases, which compensates the pulsating power of two phases of asymmetric output by adding an inductor at the output, so that the pulsating quantity is not coupled to the input, and the input performance is improved, but the method introduces 3 bidirectional switches and one power compensation inductor, and increases the cost and the volume of the converter.
Disclosure of Invention
Therefore, the technical problem to be solved by the embodiments of the present invention is that the 3-2MC control strategy in the prior art is difficult to filter out low-frequency harmonic components.
Therefore, the matrix converter grid-side low-frequency harmonic suppression method based on the negative sequence regulator comprises the following steps of:
obtaining the input power supply network side voltage, and inputting the network side voltage to the first seatThe rotation space vector angle theta of the positive sequence current component is obtained after the standard transformation unit carries out calculationpAnd the rotation space vector angle theta of the negative sequence current componentn；
Obtaining the net side current, and converting the rotation space vector angle theta of the positive sequence current componentpNegative sequence current component rotation space vector angle thetanThe grid side current is respectively input into the second coordinate transformation unit for calculation to obtain a positive sequence d-axis current component, a positive sequence q-axis current component, a negative sequence d-axis current component and a negative sequence q-axis current component in the grid side current;
the amplitude of the first output side load reference current
Figure BDA0002595150860000051
And the output asymmetry is respectively input into the positive sequence and negative sequence current reference value acquisition unit for calculation to obtain a positive sequence d-axis current component reference value, a positive sequence q-axis current component reference value, a negative sequence d-axis current component reference value and a negative sequence q-axis current component reference value of the network side current inner ring, and the calculation formula is as follows:
Figure BDA0002595150860000052
wherein the content of the first and second substances,
Figure BDA0002595150860000053
is a positive sequence d-axis current component reference value,
Figure BDA0002595150860000054
Is a positive sequence q-axis current component reference value,
Figure BDA0002595150860000055
Is a negative sequence d-axis current component reference value,
Figure BDA0002595150860000061
Is a negative sequence q-axis current component reference value,
Figure BDA0002595150860000062
To output power Pod.C. component of (1), PoTo output power PoAlternating current component of (1), edA d-axis component value that is a net-side voltage;
respectively inputting a positive sequence d-axis current component, a positive sequence q-axis current component, a positive sequence d-axis current component reference value and a positive sequence q-axis current component reference value into a positive sequence PI regulator to obtain a positive sequence d-axis current component control value at the input end of the matrix converter and a positive sequence q-axis current component control value at the input end of the matrix converter, respectively inputting a negative sequence d-axis current component, a negative sequence q-axis current component, a negative sequence d-axis current component reference value and a negative sequence q-axis current component reference value into a negative sequence PI regulator to obtain a negative sequence d-axis current component control value at the input end of the matrix converter and a negative sequence q-axis current component control value at the input end of the matrix converter, wherein the positive sequence PI regulator and the negative sequence PI regulator are used for respectively carrying out positive sequence and negative sequence independent PI regulation to control the network side current waveform and the power factor;
respectively inputting a positive sequence d-axis current component control value at the input end of the matrix converter and a positive sequence q-axis current component control value at the input end of the matrix converter into a third coordinate transformation unit for calculation to obtain a positive sequence alpha-axis current component control value at the input end of the matrix converter and a positive sequence beta-axis current component control value at the input end of the matrix converter, and respectively inputting a negative sequence d-axis current component control value at the input end of the matrix converter and a negative sequence q-axis current component control value at the input end of the matrix converter into a fourth coordinate transformation unit for calculation to obtain a negative sequence alpha-axis current component control value at the input end of the matrix converter and a negative sequence beta-axis current component control value at the input end of;
respectively inputting a positive sequence alpha-axis current component control value at the input end of the matrix converter and a negative sequence alpha-axis current component control value at the input end of the matrix converter into a first adder for calculation to obtain an alpha-axis current component control value at the input end of the matrix converter, and respectively inputting a positive sequence beta-axis current component control value at the input end of the matrix converter and a negative sequence beta-axis current component control value at the input end of the matrix converter into a second adder for calculation to obtain a beta-axis current component control value at the input end of the matrix converter;
converting the control value of the current component of the shaft α at the input end of the matrix converter into a matrixThe control values of the shaft current component at the converter input end β are respectively input into the duty ratio calculation and switch combination control unit, and the output modulation function ξo1And ξo2And the signals are respectively input into a duty ratio calculation and switch combination control unit to carry out duty ratio calculation, and a switching signal is obtained to control the working state of each switching tube in 3-2MC so as to inhibit low-frequency harmonic waves in network side current.
Preferably, the adjustment equation of the positive sequence PI regulator is:
Figure BDA0002595150860000071
wherein the content of the first and second substances,
Figure BDA0002595150860000072
is a positive sequence d-axis current component,
Figure BDA0002595150860000073
Is a positive sequence q-axis current component,
Figure BDA0002595150860000074
Is a positive sequence d-axis current component control value of the input end of the matrix converter,
Figure BDA0002595150860000075
For positive sequence q-axis current component control value, k, of the input of the matrix converterpp、kpiProportional and integral coefficient, omega, of a network side current inner loop positive sequence PI regulatoriFor the grid side voltage angular frequency, CfIs an input side filter capacitor, eqAnd edThe q-axis and d-axis components of the net side voltage.
Preferably, the regulation equation of the negative-sequence PI regulator is:
Figure BDA0002595150860000076
wherein the content of the first and second substances,
Figure BDA0002595150860000077
is a negative sequence d-axis currentComponent, component,
Figure BDA0002595150860000078
Is a negative-sequence q-axis current component,
Figure BDA0002595150860000079
Is a negative sequence d-axis current component control value of the input end of the matrix converter,
Figure BDA00025951508600000710
For the control value, k, of the negative-sequence q-axis current component at the input of the matrix converternp、kniProportional and integral coefficients of a net side current inner loop negative sequence PI regulator.
Preferably, the step of duty cycle calculation comprises:
according to output modulation function ξo1And ξo2To output a modulation function ξo1And ξo2The zero crossing point of the voltage effective vector is used as a dividing basis, the output sector is divided into four sectors, and the duty ratio of the voltage effective vector is obtained as follows:
Figure BDA0002595150860000081
wherein M is1Is a first output side modulation factor, thetaiIs the sector angle in the sector where the space vector of the output voltage is located;
dividing an input sector into six sectors according to the alpha-axis current component control value of the input end of the matrix converter and the beta-axis current component control value of the input end of the matrix converter, and obtaining the duty ratio of a current effective vector as follows:
Figure BDA0002595150860000082
wherein M isrecFor virtual rectification side modulation factor, Mrec≤1；θrThe sector angle of the sector where the network side current space vector is located is taken as the sector angle;
calculating to obtain each vector duty ratio under indirect double-space vector modulation, wherein the calculation formula is as follows:
Figure BDA0002595150860000083
wherein, Tαu、Tαv、Tβu、TβvEffective vector action time; t is0Zero vector action time; t issIs a switching cycle.
The technical scheme of the embodiment of the invention has the following advantages:
according to the matrix converter grid-side low-frequency harmonic suppression method based on the negative sequence regulator, the alternating current quantity in the output power under the condition that the output two-phase voltage is asymmetric is reasonably modulated, the negative sequence regulator is added in a grid-side current loop, and the pulse power quantity is enabled to increase only the negative sequence current component in the grid-side current through reasonably modulating the bidirectional switch, so that the asymmetry of the three-phase current amplitude only appearing on the input side is achieved, and the low-frequency harmonic component of triple frequency which is difficult to filter is not introduced.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, and it is obvious that the drawings in the following description are some embodiments of the present invention, and other drawings can be obtained by those skilled in the art without creative efforts.
FIG. 1 is a schematic diagram of a 3-2MC topology and control block diagram;
FIG. 2 is a schematic diagram of a switch matrix;
FIG. 3 is a flowchart illustrating an exemplary embodiment of a grid-side low-frequency harmonic suppression method for a matrix converter based on a negative sequence regulator according to an embodiment of the present invention;
FIG. 4 shows the output side rotation voltage UinvA space vector modulation diagram;
FIG. 5 shows the net side rotating current IrA space vector modulation diagram;
FIG. 6(a) is a waveform diagram of a network side current and an output load current experiment under a conventional modulation method;
FIG. 6(b) is a waveform diagram of a three-phase current experiment at the grid side under a conventional modulation method;
FIG. 6(c) shows the net side current i in the conventional modulation methodaThe FFT analysis result graph of (2);
FIG. 7(a) is a waveform diagram illustrating experimental waveforms of net side current and load current according to an embodiment of the present invention;
FIG. 7(b) is a waveform diagram of a three-phase current experiment on the grid side according to an embodiment of the invention;
FIG. 7(c) shows the net side current i according to the embodiment of the present inventionaThe FFT analysis result chart of (2).
Detailed Description
The technical solutions of the present invention will be described clearly and completely with reference to the accompanying drawings, and it should be understood that the described embodiments are some, but not all embodiments of the present invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
In describing the present invention, it is to be understood that the terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise. The terms "comprises" and/or "comprising," when used in this specification, are intended to specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. The term "and/or" includes any and all combinations of one or more of the associated listed items. The terms "first" and "second" are used for descriptive purposes only and are not to be construed as indicating or implying relative importance. The terms "mounted," "connected," and "connected" are to be construed broadly and may include, for example, direct connection, indirect connection via intermediate media, and communication between two elements; either a wireless or a wired connection. The specific meanings of the above terms in the present invention can be understood in specific cases to those skilled in the art.
In addition, the technical features involved in the different embodiments of the present invention described below may be combined with each other as long as they do not conflict with each other.
Examples
The embodiment provides a negative sequence regulator-based matrix converter grid-side low-frequency harmonic suppression method, which is a grid-side negative sequence regulator-based dual-current decoupling control strategy. Can be applied to 3-2MC as shown in FIG. 1, which comprises: an input power supply 11, a filter 12, a switch matrix 13, a first output side 14, a second output side 15 and a controller; the output end of the input power supply 11 is connected with the input end of the switch matrix 13 after passing through the filter 12; the switch matrix 13 is used for converting a three-phase alternating current input into a two-phase alternating current output under the control of the controller, two output ends of the switch matrix 13 are used as two-phase output ends and are respectively connected with the first output side 14 and the second output side 15, and the other output end is used as a common end; the controller is used for executing the negative sequence regulator-based matrix converter grid-side low-frequency harmonic suppression method provided by the embodiment to control the on and off of the bidirectional switches of the switch matrix 13, and the bidirectional switches are reasonably modulated to enable the pulsating power quantity to enable the grid-side current to be increased by the negative sequence current quantity only so as to achieve the purpose that the amplitude of the three-phase current on the input side is asymmetric and the frequency tripling low-frequency harmonic component which is difficult to filter is not introduced.
Preferably, as shown in fig. 1, the controller includes a first coordinate transformation unit 1, a second coordinate transformation unit 2, a positive-sequence and negative-sequence current reference value acquisition unit 3, a positive-sequence PI regulator 4, a negative-sequence PI regulator 5, a third coordinate transformation unit 6, a fourth coordinate transformation unit 7, a first adder 8, a second adder 9, a duty ratio calculation and switch combination control unit 10, and the like. The first coordinate transformation unit 1 is configured to convert the acquired network-side voltage of the input power supply 11 in the three-phase stationary coordinate system into the two-phase stationary coordinate system and obtain a rotation space vector angle θ of a positive sequence current component in the two-phase rotating coordinate systempAnd the rotation space vector angle theta of the negative sequence current componentnOutput ofTo the second coordinate transformation unit 2. The second coordinate transformation unit 2 is configured to transform the acquired grid-side current in the three-phase stationary coordinate system into a two-phase rotating coordinate system, and obtain a positive sequence d-axis current component, a positive sequence q-axis current component, a negative sequence d-axis current component, and a negative sequence q-axis current component in the grid-side current, and output the positive sequence d-axis current component, the positive sequence q-axis current component, and the negative sequence q-axis current component to the positive sequence PI regulator 4 and the negative sequence PI regulator 5. The positive sequence and negative sequence current reference value obtaining unit 3 is used for obtaining the reference value of the load reference current according to the first output side
Figure BDA0002595150860000121
And outputting the asymmetry to obtain a positive sequence d-axis current component reference value, a positive sequence q-axis current component reference value, a negative sequence d-axis current component reference value and a negative sequence q-axis current component reference value of a network side current inner loop, and outputting the positive sequence d-axis current component reference value, the negative sequence d-axis current component reference value and the negative sequence q-axis current component reference value to a positive sequence PI regulator 4 and a negative sequence PI regulator 5. after the positive sequence PI regulator 4 and the negative sequence PI regulator 5 respectively perform positive sequence and negative sequence PI regulation on input signals, sending the generated positive sequence d-axis current component control value at the input end of the matrix converter and the positive sequence q-axis current component control value at the input end of the matrix converter into a third coordinate transformation unit 6 to be converted into a two-phase static coordinate system, sending the generated negative sequence d-axis current component control value at the input end of the matrix converter and the negative sequence q-axis current component control value at the input end of the matrix converter into a fourth coordinate transformation unit 7 to be converted into a two-phase static coordinate system, then inputting the positive sequence α and the first adder 8, inputting the converted positive sequence β and the second adder and the combined control unit 10 to calculate a duty ratio calculation control unit and a combined switch 10 to be used for calculating a duty.
As shown in FIG. 2, the switch matrix 13 includes three sets of bidirectional switches, respectively (S)au,Sbu,Scu)、(Sav,Sbv,Scv) And (S)aw,Sbw,Scw) And the three bidirectional power switches of each bidirectional switch group are respectively connected with the three phases of the input circuit. Bidirectional switch set (S)au,Sbu,Scu) The output terminal of (2) being 3-MCOne phase output terminal (first output side 14), a bidirectional switch group (S)av,Sbv,Scv) As the other phase output (second output side 15) of the 3-2MC, a bidirectional switch group (S)aw,Sbw,Scw) As a common terminal for 3-2 MC.
As shown in fig. 3, the method for suppressing low-frequency harmonics on the grid side of a matrix converter based on a negative sequence regulator of this embodiment includes the following steps:
s1, obtaining the network side voltage of the input power supply 11, inputting the network side voltage into the first coordinate transformation unit 1 for calculation, and obtaining the rotation space vector angle theta of the positive sequence current component and the negative sequence current componentp、θn；
S2, obtaining the net side current, and converting the rotation space vector angle theta of the positive sequence current component and the negative sequence current componentp、θnThe grid-side current is respectively input into the second coordinate transformation unit 2 to be calculated, and then a positive sequence d-axis current component, a positive sequence q-axis current component, a negative sequence d-axis current component and a negative sequence q-axis current component in the grid-side current are obtained;
s3, the amplitude of the first output side load reference current
Figure BDA0002595150860000131
The output asymmetry is respectively input into the positive sequence and negative sequence current reference value acquisition unit 3 to be calculated, and then a positive sequence d-axis current component reference value, a positive sequence q-axis current component reference value, a negative sequence d-axis current component reference value and a negative sequence q-axis current component reference value of the network side current inner ring are obtained;
s4, respectively inputting a positive sequence d-axis current component, a positive sequence q-axis current component, a positive sequence d-axis current component reference value and a positive sequence q-axis current component reference value into a positive sequence PI regulator 4 to obtain a positive sequence d-axis current component control value at the input end of the matrix converter and a positive sequence q-axis current component control value at the input end of the matrix converter, respectively inputting a negative sequence d-axis current component, a negative sequence q-axis current component, a negative sequence d-axis current component reference value and a negative sequence q-axis current component reference value into a negative sequence PI regulator 5 to obtain a negative sequence d-axis current component control value at the input end of the matrix converter and a negative sequence q-axis current component control value at the input end of the matrix converter, wherein the positive sequence PI regulator 4 and the negative sequence PI regulator 5 are used for respectively carrying out PI and PI regulation on positive sequence and negative sequence to control a network side current waveform and a power factor;
s5, respectively inputting a positive sequence d-axis current component control value at the input end of the matrix converter and a positive sequence q-axis current component control value at the input end of the matrix converter into the third coordinate transformation unit 6 for calculation to obtain a positive sequence alpha-axis current component control value at the input end of the matrix converter and a positive sequence beta-axis current component control value at the input end of the matrix converter, respectively inputting a negative sequence d-axis current component control value at the input end of the matrix converter and a negative sequence q-axis current component control value at the input end of the matrix converter into the fourth coordinate transformation unit 7 for calculation to obtain a negative sequence alpha-axis current component control value at the input end of the matrix converter and a negative sequence beta-axis current component control value at the input end of the;
s6, respectively inputting the positive sequence alpha-axis current component control value and the negative sequence alpha-axis current component control value of the input end of the matrix converter into a first adder 8 for calculation to obtain an alpha-axis current component control value of the input end of the matrix converter, and respectively inputting the positive sequence beta-axis current component control value and the negative sequence beta-axis current component control value of the input end of the matrix converter into a second adder 9 for calculation to obtain a beta-axis current component control value of the input end of the matrix converter;
s7, respectively inputting the control value of the shaft current component at the input end α of the matrix converter and the control value of the shaft current component at the input end β of the matrix converter to the duty ratio calculation and switch combination control unit 10, and outputting a modulation function ξo1And ξo2The signals are respectively input to the duty ratio calculation and switch combination control unit 10 to perform duty ratio calculation, so as to obtain switching signals to control the working state of each switching tube in the three-phase-two-phase matrix converter, and the switching signals are used for suppressing low-frequency harmonics in network side current.
For the condition that output two-phase voltage is asymmetric, output power is superposition of alternating current and direct current, the alternating current influences input performance of the matrix converter through modulation of the bidirectional switch, namely input active power also necessarily comprises the alternating current under the condition of neglecting loss, influence of the alternating current on network side current is limited to two conditions of introducing third harmonic into the network side current or influencing symmetry of the network side current, triple frequency harmonic is not allowed to appear in a power grid, amplitude of the network side current is asymmetric, the three-phase network side current can be symmetric through incorporation of a plurality of devices, and the three-phase network side current can be symmetric through reasonable regulation and control. Therefore, according to the method for suppressing the grid-side low-frequency harmonic of the matrix converter based on the negative sequence regulator provided by the embodiment of the invention, the alternating current amount in the output power under the condition of asymmetric output two-phase voltage is reasonably modulated, the negative sequence regulator is added in the current loop on the grid side, and the bidirectional switch is reasonably modulated, so that the pulse power amount only increases the negative sequence current amount in the grid-side current, and the aim of only generating the asymmetry of the amplitude of the three-phase current on the input side without introducing the low-frequency harmonic component of the triple frequency which is difficult to filter is achieved.
The following describes the present embodiment in detail from three parts of the division of the sector, the calculation of the duty ratio, and the implementation process of the control strategy.
1. Division of sectors and calculation of duty ratio:
the output sector of this embodiment is the output modulation function ξo1And ξo2The zero-crossing points of (2) are used as the dividing basis, and the specific dividing mode is shown in the following table.
Output side sector division mode
Figure BDA0002595150860000151
The output side of the matrix converter can be virtualized into voltage source type inversion, and the rotating space vector U of the inversioninvIs shown in fig. 4. For the output voltage in any sector, the effective vector U of the voltageu、UvThe duty ratio of (d) is:
Figure BDA0002595150860000152
in the formula, thetaiThe sector angle of the sector in which the output voltage space vector is located is determined by the output voltage angular frequency and the initial phase angle.
The network side can be virtualized into current source type rectification, the rotating space vector diagram of which is shown in figure 5, and the current effective vector I in any sectorα、IβThe duty ratio of (d) is:
Figure BDA0002595150860000161
in the formula, MrecFor virtual rectification side modulation factor, Mrec≤1；θrIs the sector angle in the sector where the net side current space vector is located.
The sector division divides the output into 4 sectors, and the input into 6 sectors, so there are 24 kinds of switch combination conditions at any time, when the net side current and the output voltage rotation space vector are in a certain respective sector, the present embodiment adopts 4 effective vectors and 1 zero vector to synthesize, then each vector duty ratio expression under indirect double space vector modulation:
Figure BDA0002595150860000162
in the formula, Tαu、Tαv、Tβu、TβvEffective vector action time; t is0Zero vector action time; t issIs a switching cycle.
2. Realization of double-current decoupling control strategy based on network side negative sequence regulator
The expression of active power p (t) and reactive power q (t) is shown in formula 15:
Figure BDA0002595150860000163
because the matrix converter does not have a large-capacity energy storage unit, when the output voltage is asymmetric, the active power at the network side necessarily contains a double-frequency pulsating quantity Pc2cos(2ωit)+Ps2sin(2ωit), to avoid the low frequency harmonic wave introduced into the grid-side current due to the pulsation, the negative sequence regulator is added into the current loop of the grid-side current in the embodiment, and the negative sequence regulator is reasonably arrangedThe bidirectional switch is modulated to enable the pulsating power quantity to enable the grid side current to be increased only by the negative sequence current quantity without frequency tripling harmonic waves, and meanwhile, the direct current component Q of reactive power is eliminated0To achieve unity power factor on average. Assuming ideal three-phase AC voltage on the network side, i.e. eqWhen the current reference value of the positive sequence and the negative sequence of the inner loop of the network side current is 0, the expression of the reference value of the positive sequence and the negative sequence current is as follows:
Figure BDA0002595150860000171
in the formula (I), the compound is shown in the specification,
Figure BDA0002595150860000172
is a positive sequence d-axis current component reference value,
Figure BDA0002595150860000173
Is a positive sequence q-axis current component reference value,
Figure BDA0002595150860000174
Is a negative sequence d-axis current component reference value,
Figure BDA0002595150860000175
Is a negative sequence q-axis current component reference value,
Figure BDA0002595150860000176
To output power Pod.C. component of (1), PoTo output power PoAlternating current component of (1), edA d-axis component value that is a net-side voltage;
when the output is asymmetric, the current components of the dq axes are in positive sequence and negative sequence in the current of the network side
Figure BDA0002595150860000177
The grid-side current is subjected to decoupling control for a control object, and the positive sequence and negative sequence dq axis controllers independently control the dq axis component of the grid-side current, so that the control on the waveform and the power factor of the grid-side current is realized. Because the current inner loop adopts PI regulation, the network side of the matrix converter is regulated according to the feedforward decoupling control ruleControl values for positive and negative sequence currents
Figure BDA0002595150860000178
And
Figure BDA0002595150860000179
is as shown in equations (17) and (18):
Figure BDA00025951508600001710
Figure BDA00025951508600001711
in the formula (I), the compound is shown in the specification,
Figure BDA0002595150860000181
is a positive sequence d-axis current component,
Figure BDA0002595150860000182
Is a positive sequence q-axis current component,
Figure BDA0002595150860000183
Is a positive sequence d-axis current component control value of the input end of the matrix converter,
Figure BDA0002595150860000184
For positive sequence q-axis current component control value, k, of the input of the matrix converterpp、kpiProportional and integral coefficient, omega, of a network side current inner loop positive sequence PI regulatoriFor the grid side voltage angular frequency, CfIs an input side filter capacitor, eqAnd edThe q-axis and d-axis components of the net side voltage.
Figure BDA0002595150860000185
Is a negative sequence d-axis current component,
Figure BDA0002595150860000186
Is a negative-sequence q-axis current component,
Figure BDA0002595150860000187
Is a negative sequence d-axis current component control value of the input end of the matrix converter,
Figure BDA0002595150860000188
For the control value, k, of the negative-sequence q-axis current component at the input of the matrix converternp、kniProportional and integral coefficients of a net side current inner loop negative sequence PI regulator.
The asymmetry of the net side current is defined as the d-axis current ratio of the negative sequence to the positive sequence, namely: γ () ═ id n/id pThen, the expression of the input three-phase current asymmetry γ () under the proposed control strategy can be obtained from equations (3) and (16) as follows:
Figure BDA0002595150860000189
from the above equation, the asymmetry of the net side current decreases with the increase of the asymmetry value of the output voltage, and the system voltage gain under the proposed control strategy still satisfies equation (19).
The method for suppressing the grid-side low-frequency harmonic of the matrix converter based on the negative sequence regulator of the embodiment is experimentally verified.
An experimental prototype with TMS320F28335+ CPLD as a core is built to verify the effectiveness and realizability of the control strategy of the embodiment. The system parameters are set as follows: grid side voltage amplitude Ei110V, frequency fi50Hz, filter capacitance Cf13.2 muF, filter inductance Lf3mH, damping resistance R d30 Ω, 20 Ω, 7.5mH, 0.8 output asymmetry, and f switching frequencysThe experiment uses four-step commutation at 10kHz, and the total commutation step T is 2.67 mus.
FIGS. 6(a), (b), (c) are experimental waveforms of net side and load current and net side current i under the condition that the matrix converter independently adjusts two-phase load voltage under the conventional adjusting methodaThe result of Fast Fourier Transform (FFT) analysis of (2), fi2Is the frequency of the input low frequency harmonic. From FIG. 6: (b) It can be known that, under the condition of asymmetric output voltage, the grid side current has harmonic components with large amplitude content, and the FFT analysis of fig. 6(c) shows that the low-frequency harmonic frequency is 150Hz and the content is 12.23%, which is consistent with the theoretical calculation of the harmonic frequency of equation (8), and is close to the theoretical result of the low-frequency harmonic content (the theoretical values of the low-frequency harmonic content are 12.3% and 10.4%, respectively).
Fig. 7(a), (b), and (c) are graphs illustrating the grid-side low-frequency harmonic suppression method of the negative sequence regulator-based matrix converter of this embodiment, that is, the experimental waveforms of the grid-side current and the load current and the grid-side current i under the dual-current decoupling control strategy of the grid-side negative sequence regulatoraThe result of the FFT analysis of (1). As can be seen from fig. 7(b), under the condition of asymmetric output, the frequency tripling low-frequency harmonic in the network-side current can be effectively suppressed by adopting the proposed control strategy. The FFT analysis of FIG. 7(c) yields: the content of the triple frequency low frequency harmonic is reduced to 4.92%. From the above analysis, the proposed control strategy can effectively improve the input performance of the system.
As can be seen from the above analysis, the dual-current decoupling control strategy based on the network-side negative sequence regulator under the 3-2MC asymmetric output condition of this embodiment suppresses the network-side low-frequency harmonic current in the conventional modulation method by tracking and reasonably distributing the network-side frequency-doubled pulse power, and improves the system input-side performance. Experimental results show that the method has good network side third current harmonic suppression capability, the third harmonic content is reduced by 59.8%, and the steady-state performance of the system is good.
It should be understood that the above examples are only for clarity of illustration and are not intended to limit the embodiments. Other variations and modifications will be apparent to persons skilled in the art in light of the above description. And are neither required nor exhaustive of all embodiments. And obvious variations or modifications therefrom are within the scope of the invention.

Claims (4)

1. A matrix converter network side low-frequency harmonic suppression method based on a negative sequence regulator is characterized by comprising the following steps:
capturing input powerThe source (11) network side voltage is input into the first coordinate transformation unit (1) for calculation to obtain the rotation space vector angle theta of the positive sequence current componentpAnd the rotation space vector angle theta of the negative sequence current componentn；
Obtaining the net side current, and converting the rotation space vector angle theta of the positive sequence current componentpNegative sequence current component rotation space vector angle thetanThe grid side current is respectively input into a second coordinate transformation unit (2) for calculation to obtain a positive sequence d-axis current component, a positive sequence q-axis current component, a negative sequence d-axis current component and a negative sequence q-axis current component in the grid side current;
the amplitude of the first output side load reference current
Figure FDA0002595150850000011
And the asymmetry output by the three-phase-two-phase matrix converter (3-2MC) is respectively input into the positive sequence and negative sequence current reference value acquisition unit (3) for calculation to obtain a positive sequence d-axis current component reference value, a positive sequence q-axis current component reference value, a negative sequence d-axis current component reference value and a negative sequence q-axis current component reference value of the current inner ring at the network side, and the calculation formula is as follows:
Figure FDA0002595150850000012
wherein the content of the first and second substances,
Figure FDA0002595150850000013
is a positive sequence d-axis current component reference value,
Figure FDA0002595150850000014
Is a positive sequence q-axis current component reference value,
Figure FDA0002595150850000015
Is a negative sequence d-axis current component reference value,
Figure FDA0002595150850000016
For negative-sequence q-axis current component parametersThe examination value,
Figure FDA0002595150850000017
To output power Pod.C. component of (1), PoTo output power PoAlternating current component of (1), edA d-axis component value that is a net-side voltage;
respectively inputting a positive sequence d-axis current component, a positive sequence q-axis current component, a positive sequence d-axis current component reference value and a positive sequence q-axis current component reference value into a positive sequence PI regulator (4) to obtain a positive sequence d-axis current component control value at the input end of the matrix converter and a positive sequence q-axis current component control value at the input end of the matrix converter, respectively inputting a negative sequence d-axis current component, a negative sequence q-axis current component, a negative sequence d-axis current component reference value and a negative sequence q-axis current component reference value into a negative sequence PI regulator (5) to obtain a negative sequence d-axis current component control value at the input end of the matrix converter and a negative sequence q-axis current component control value at the input end of the matrix converter, wherein the positive sequence PI regulator (4) and the negative sequence PI (5) are used for respectively carrying out positive sequence and negative sequence independent PI regulation to control a network side current waveform and a power factor;
respectively inputting a positive sequence d-axis current component control value at the input end of the matrix converter and a positive sequence q-axis current component control value at the input end of the matrix converter into a third coordinate transformation unit (6) for calculation to obtain a positive sequence alpha-axis current component control value at the input end of the matrix converter and a positive sequence beta-axis current component control value at the input end of the matrix converter, and respectively inputting a negative sequence d-axis current component control value at the input end of the matrix converter and a negative sequence q-axis current component control value at the input end of the matrix converter into a fourth coordinate transformation unit (7) for calculation to obtain a negative sequence alpha-axis current component control value at the input end of the matrix converter and a negative sequence beta-axis current component control value at the input end of;
respectively inputting a positive sequence alpha-axis current component control value at the input end of the matrix converter and a negative sequence alpha-axis current component control value at the input end of the matrix converter into a first adder (8) for calculation to obtain an alpha-axis current component control value at the input end of the matrix converter, and respectively inputting a positive sequence beta-axis current component control value at the input end of the matrix converter and a negative sequence beta-axis current component control value at the input end of the matrix converter into a second adder (9) for calculation to obtain a beta-axis current component control value at the input end of the matrix converter;
respectively inputting the control value of the shaft current component of the input end α of the matrix converter and the control value of the shaft current component of the input end β of the matrix converter into a duty ratio calculation and switch combination control unit (10), and outputting a modulation function ξo1And ξo2The signals are respectively input into a duty ratio calculation and switch combination control unit (10) to carry out duty ratio calculation, and switching signals are obtained to control the working state of each switching tube in 3-2MC so as to inhibit low-frequency harmonic waves in network side current.
2. The suppression method according to claim 1, characterized in that the regulation equation of the positive-sequence PI regulator (4) is:
Figure FDA0002595150850000031
wherein the content of the first and second substances,
Figure FDA0002595150850000032
is a positive sequence d-axis current component,
Figure FDA0002595150850000033
Is a positive sequence q-axis current component,
Figure FDA0002595150850000034
Is a positive sequence d-axis current component control value of the input end of the matrix converter,
Figure FDA0002595150850000035
For positive sequence q-axis current component control value, k, of the input of the matrix converterpp、kpiProportional and integral coefficient, omega, of a network side current inner loop positive sequence PI regulatoriFor the grid side voltage angular frequency, CfIs an input side filter capacitor, eqAnd edThe q-axis and d-axis components of the net side voltage.
3. The suppression method according to claim 1 or 2, characterized in that the regulation equation of the negative-sequence PI regulator (5) is:
Figure FDA0002595150850000036
wherein the content of the first and second substances,
Figure FDA0002595150850000037
is a negative sequence d-axis current component,
Figure FDA0002595150850000038
Is a negative-sequence q-axis current component,
Figure FDA0002595150850000039
Is a negative sequence d-axis current component control value of the input end of the matrix converter,
Figure FDA00025951508500000310
For the control value, k, of the negative-sequence q-axis current component at the input of the matrix converternp、kniProportional and integral coefficients of a net side current inner loop negative sequence PI regulator.
4. A suppressing method according to any of claims 1-3, characterized in that the step of duty cycle calculation comprises:
according to output modulation function ξo1And ξo2To output a modulation function ξo1And ξo2The zero crossing point of the voltage effective vector is used as a dividing basis, the output sector is divided into four sectors, and the duty ratio of the voltage effective vector is obtained as follows:
Figure FDA0002595150850000041
wherein M is1Is a first output side modulation factor, thetaiIs the sector angle in the sector where the space vector of the output voltage is located;
dividing an input sector into six sectors according to the alpha-axis current component control value of the input end of the matrix converter and the beta-axis current component control value of the input end of the matrix converter, and obtaining the duty ratio of a current effective vector as follows:
Figure FDA0002595150850000042
wherein M isrecFor virtual rectification side modulation factor, Mrec≤1；θrThe sector angle of the sector where the network side current space vector is located is taken as the sector angle;
calculating to obtain each vector duty ratio under indirect double-space vector modulation, wherein the calculation formula is as follows:
Figure FDA0002595150850000043
wherein, Tαu、Tαv、Tβu、TβvEffective vector action time; t is0Zero vector action time; t issIs a switching cycle.
CN202010706928.7A 2020-07-21 2020-07-21 Negative sequence regulator-based matrix converter network side low-frequency harmonic suppression method Withdrawn CN111725980A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010706928.7A CN111725980A (en) 2020-07-21 2020-07-21 Negative sequence regulator-based matrix converter network side low-frequency harmonic suppression method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010706928.7A CN111725980A (en) 2020-07-21 2020-07-21 Negative sequence regulator-based matrix converter network side low-frequency harmonic suppression method

Publications (1)

Publication Number Publication Date
CN111725980A true CN111725980A (en) 2020-09-29

Family

ID=72573055

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010706928.7A Withdrawn CN111725980A (en) 2020-07-21 2020-07-21 Negative sequence regulator-based matrix converter network side low-frequency harmonic suppression method

Country Status (1)

Country Link
CN (1) CN111725980A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113612398A (en) * 2021-03-23 2021-11-05 山东大学 Nonlinear control method and system for high-frequency chain matrix converter under power grid distortion working condition
CN114142760A (en) * 2021-12-15 2022-03-04 西南交通大学 Discrete control method and device for three-phase full-bridge inverter

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101505131A (en) * 2009-03-05 2009-08-12 浙江大学 Asymmetric direct power control method for dual feed asynchronous wind power generator
CN110021953A (en) * 2019-04-29 2019-07-16 合肥工业大学 The DC side voltage control method that flexibility multimode switchs when unbalanced source voltage

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101505131A (en) * 2009-03-05 2009-08-12 浙江大学 Asymmetric direct power control method for dual feed asynchronous wind power generator
CN110021953A (en) * 2019-04-29 2019-07-16 合肥工业大学 The DC side voltage control method that flexibility multimode switchs when unbalanced source voltage

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
THANH-LUAN NGUYEN等: "An Enhanced Control Strategy for AC–DC Matrix Converters Under Unbalanced Grid Voltage", 《IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS》 *
国海等: "不平衡输入3-1 矩阵变换器输入电流谐波抑制研究与实现", 《中国电机工程学报》 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113612398A (en) * 2021-03-23 2021-11-05 山东大学 Nonlinear control method and system for high-frequency chain matrix converter under power grid distortion working condition
CN113612398B (en) * 2021-03-23 2023-03-31 山东大学 Nonlinear control method and system for high-frequency chain matrix converter under power grid distortion working condition
CN114142760A (en) * 2021-12-15 2022-03-04 西南交通大学 Discrete control method and device for three-phase full-bridge inverter

Similar Documents

Publication Publication Date Title
Lang et al. A novel design method of LCL type utility interface for three-phase voltage source rectifier
CN107453395B (en) Volage current transformer grid-connected current low-frequency harmonics suppressing method in cascaded H-bridges
Nazeri et al. Design of proportional-resonant controller with zero steady-state error for a single-phase grid-connected voltage source inverter with an LCL output filter
CN109327036B (en) Cascade type energy storage system for improving power quality of power grid and control method
CN111725980A (en) Negative sequence regulator-based matrix converter network side low-frequency harmonic suppression method
CN107579666B (en) Multifunctional hybrid power electronic transformer based on MMC matrix converter and control method
CN112737381A (en) MMC capacitor voltage fluctuation suppression method based on circulating current voltage drop balance
CN111030131B (en) MMC-STATCOM circulating current suppression device based on negative sequence virtual impedance
CN108539990A (en) A kind of three-phase-two-phase matrix converter and control method
CN114156906B (en) Multifunctional compensation method for asymmetric power distribution network
CN109962480A (en) Static reactive generator no phase-locked loop control system, method and application
CN110957726B (en) Line voltage synthesis closed-loop control method, device and system of multi-module matrix converter
CN115800797A (en) Control method and system of bidirectional AC-DC matrix converter
CN115395809A (en) MMC adaptive phase power balance control method and system
Thentral et al. Performance comparison of hybrid active power filter for pq theory and SVPWM technique.
Marschalko et al. Optimal control and appropriate pulse width modulation for a three-phase voltage DC-link PWM converter
CN113629712A (en) Common mode rejection and characteristic improvement method of active power filter
CN113471962A (en) Method for improving three-phase short-circuit voltage of energy storage power transmission line
CN113162436A (en) Wind power converter control method
Mohan et al. Harmonic optimised 24-pulse voltage source converter for high voltage DC systems
Keshawala et al. Comparative analysis of 3-phase 3-wire shunt active power filters using various control strategies
CN111800028A (en) Novel method for restraining power fluctuation and circulation of railway traction power supply system
CN111555254B (en) DC charging pile harmonic compensation control method based on PWM rectification circuit
Xu et al. Unbalance control strategy of boost type three-phase to single-phase matrix converters based on Lyapunov function
CN111934575A (en) Output voltage balance control method and medium for train auxiliary converter

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WW01 Invention patent application withdrawn after publication
WW01 Invention patent application withdrawn after publication

Application publication date: 20200929