CN111711800B - Image processing method and device for tiled display screen and storage medium - Google Patents
Image processing method and device for tiled display screen and storage medium Download PDFInfo
- Publication number
- CN111711800B CN111711800B CN202010620744.9A CN202010620744A CN111711800B CN 111711800 B CN111711800 B CN 111711800B CN 202010620744 A CN202010620744 A CN 202010620744A CN 111711800 B CN111711800 B CN 111711800B
- Authority
- CN
- China
- Prior art keywords
- video
- video stream
- board card
- processed
- display
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N7/00—Television systems
- H04N7/18—Closed-circuit television [CCTV] systems, i.e. systems in which the video signal is not broadcast
- H04N7/181—Closed-circuit television [CCTV] systems, i.e. systems in which the video signal is not broadcast for receiving images from a plurality of remote sources
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/222—Studio circuitry; Studio devices; Studio equipment
- H04N5/262—Studio circuits, e.g. for mixing, switching-over, change of character of image, other special effects ; Cameras specially adapted for the electronic generation of special effects
- H04N5/2624—Studio circuits, e.g. for mixing, switching-over, change of character of image, other special effects ; Cameras specially adapted for the electronic generation of special effects for obtaining an image which is composed of whole input images, e.g. splitscreen
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/222—Studio circuitry; Studio devices; Studio equipment
- H04N5/262—Studio circuits, e.g. for mixing, switching-over, change of character of image, other special effects ; Cameras specially adapted for the electronic generation of special effects
- H04N5/265—Mixing
Abstract
The application relates to an image recording method, an image recording device and a storage medium of a spliced display screen, belonging to the technical field of image display, wherein the method comprises the following steps: receiving a plurality of paths of video streams corresponding to a specified video board card; carrying out image synthesis processing on the multi-channel video stream to obtain a processed video stream; receiving processed video streams sent by other video boards in the video boards; recoding the processed video stream sent by other video recording board cards and the processed video stream obtained by the appointed video recording board card to obtain a path of coded video stream; the problem that the spliced display screen cannot be recorded due to limited resources of one video board card can be solved; because a plurality of video recording board cards are used for image synthesis, the appointed video recording board card is used for coding the processed video stream again to obtain a path of coded video stream, and the recording of the video stream of the spliced display screen can be realized.
Description
Technical Field
The application relates to an image processing method and device of a spliced display screen and a storage medium, and belongs to the technical field of image display.
Background
The video comprehensive platform has wide application in the fields of security monitoring, commanding, emergency dispatching and the like. The video integration platform can provide large screen display application. In the video recording mode of the video integrated platform, a dedicated video recording board card is usually used as a video recorder to recode an input signal to realize a video recording function.
However, a video board has limited resources, and usually supports 16 layers of independent windowing at maximum. For the display scene of the large-scale tiled display screen, the number of the picture layers to be displayed by the tiled display screen is larger than 16. At this time, one video recording board card cannot record the spliced display screen.
Disclosure of Invention
The application provides an image processing method and device for a spliced display screen and a storage medium, which can solve the problem that a video recording board card is limited in resources and cannot record the spliced display screen. The application provides the following technical scheme:
the first aspect provides an image processing method of a spliced display screen, wherein the spliced display screen comprises n display assemblies, each display assembly corresponds to a video board card, the n video board cards are connected through a backboard bus, and the video board cards are used for recording video streams displayed by the corresponding display assemblies; the method is used for a specified video board card in n video board cards, wherein n is an integer greater than 1; the method comprises the following steps:
receiving a plurality of paths of video streams corresponding to the specified video board card;
performing image synthesis processing on the multi-channel video stream to obtain a processed video stream;
receiving processed video streams sent by other video boards in the video boards, wherein the other video boards are video boards in the n video boards except the specified video board;
and recoding the processed video stream sent by the other video recording board card and the processed video stream obtained by the appointed video recording board card to obtain a path of coded video stream.
Optionally, the re-encoding the processed video stream sent by the other video recording board card and the processed video stream obtained by the specified video recording board card to obtain a path of encoded video stream includes:
for each processed video stream, acquiring a display coordinate position of the processed video stream and a display component size of a display component corresponding to the processed video stream;
acquiring the board card size of the specified video board card;
determining the coding position and the coding size of the video stream mapped to the specified video board card according to the display coordinate position, the display assembly size and the board card size;
and performing compression coding on the processed video stream according to the coding position and the coding size to obtain the coded video stream.
Optionally, the display component is rectangular, and the display coordinate position includes a left vertex coordinate, an image width, and an image height of the processed video stream in the corresponding display component; the display component dimensions include a component width and a component height; the board card size comprises a board card width and a board card height;
determining the encoding position and the encoding size of the processed video stream mapped to the specified video board card according to the display coordinate position, the display component size and the board card size, including:
calculating the product of the coordinate value in the width direction in the left vertex coordinate and the board card width and dividing the product by the value of the component width to obtain the coordinate value in the width direction in the coded left vertex coordinate;
calculating the product of the coordinate value of the left vertex coordinate in the height direction and the board card height and dividing the product by the value of the component height to obtain the coordinate value of the left vertex coordinate in the height direction after coding;
calculating the value of dividing the product of the image width and the board card width by the component width to obtain the coded board card width;
and calculating the product of the image height and the board card height and dividing the product by the width of the component to obtain the coded board card height.
Optionally, the performing compression coding on the processed video stream according to the coding position and the coding size to obtain a path of coded video stream includes:
and performing lossless compression coding on the processed video stream according to the coding position and the coding size to obtain the coded video stream.
Optionally, the performing image synthesis processing on the multiple video streams to obtain processed video streams includes:
and triggering and executing the step of carrying out image synthesis processing on the multi-path video stream to obtain a processed video stream when a video recording instruction is received.
The second aspect provides an image processing method of a spliced display screen, wherein the spliced display screen comprises n display assemblies, each display assembly corresponds to a video board card, the n video board cards are connected through a backboard bus, and the video board cards are used for recording video streams displayed by the corresponding display assemblies; the method is used for any other video recording board card, the other video recording board cards are the video recording board cards except the specified video recording board card in the n video recording board cards, and n is an integer greater than 1; the method comprises the following steps:
receiving the multi-path video stream corresponding to the other video board cards;
performing image synthesis processing on the multi-channel video stream to obtain a processed video stream;
and sending the processed video stream to the specified video board card through the backplane bus, so that the specified video board card can re-encode the processed video stream sent by each video board card and the processed video stream obtained by the specified video board card to obtain a path of encoded video stream.
Optionally, the performing image synthesis processing on the multiple video streams to obtain processed video streams includes:
and triggering and executing the step of carrying out image synthesis processing on the multi-path video stream to obtain a processed video stream when a video recording instruction is received.
In a third aspect, an image processing apparatus for tiled display screens is provided, the apparatus comprising a processor and a memory; the memory is stored with a program, and the program is loaded and executed by the processor to realize the image processing method of the tiled display screen according to the first aspect; or, the image processing method of the tiled display screen according to the second aspect is implemented.
In a fourth aspect, a computer-readable storage medium is provided, in which a program is stored, and the program is loaded and executed by the processor to implement the image processing method of the tiled display screen according to the first aspect; or, the image processing method of the tiled display screen according to the second aspect is implemented.
The beneficial effect of this application lies in: receiving a plurality of paths of video streams corresponding to a specified video board card; carrying out image synthesis processing on the multi-channel video stream to obtain a processed video stream; receiving processed video streams sent by other video boards in the video boards; recoding the processed video stream sent by other video recording board cards and the video stream processed by the appointed video recording board card to obtain a path of coded video stream; the problem that the spliced display screen cannot be recorded due to limited resources of one video board card can be solved; because a plurality of video recording board cards are used for image synthesis, the appointed video recording board card is used for coding the processed video stream again to obtain a path of coded video stream, and the recording of the video stream of the spliced display screen can be realized.
The foregoing description is only an overview of the technical solutions of the present application, and in order to make the technical solutions of the present application more clear and clear, and to implement the technical solutions according to the content of the description, the following detailed description is made with reference to the preferred embodiments of the present application and the accompanying drawings.
Drawings
FIG. 1 is a schematic diagram of an image processing system for tiled display screens according to an embodiment of the present application;
FIG. 2 is a schematic diagram of an image processing system for tiled display screens according to another embodiment of the present application;
FIG. 3 is a flowchart of an image processing method for a tiled display screen according to an embodiment of the present application;
FIG. 4 is a schematic diagram of an image processing flow of a tiled display screen provided by an embodiment of the present application;
FIG. 5 is a block diagram of an image processing apparatus for tiled display screens provided in an embodiment of the present application;
FIG. 6 is a block diagram of an image processing apparatus for tiled display screens provided in an embodiment of the present application;
fig. 7 is a block diagram of an image processing apparatus for tiled display screens according to an embodiment of the present application.
Detailed Description
The following detailed description of embodiments of the present application will be described in conjunction with the accompanying drawings and examples. The following examples are intended to illustrate the present application but are not intended to limit the scope of the present application.
Fig. 1 is a schematic structural diagram of an image processing system for tiled display screens according to an embodiment of the present application, and as shown in fig. 1, the system at least includes: the video image processing system comprises a video input module 1, a video matrix switching module 2, a video output module 3, a secondary coding module 4, an image recording and playing module 5, a control module 6 and an image synchronous synthesis module 7.
The video input module 1 is used for receiving a video source. In practical implementation, the video input module 1 may be a video input interface or a video input board, and the implementation manner of the video input module 1 is not limited in this embodiment.
The video input module 1 is in data connection with the video switching matrix module 2. The control module 6 is respectively connected with the video matrix switching module 2 and the image synchronous synthesis module 7 through signaling.
The control module 6 is used for sending a switching instruction to the video matrix switching module 2; the video matrix switching module 2 is configured to switch the received video source to the corresponding video output module 3 when receiving a switching instruction sent by the control module 6.
When the video stream is in multiple paths, the control module 6 is further configured to send a synchronous synthesis instruction to the image synchronous synthesis module 7; the image synchronous synthesis module 7 is configured to perform image synthesis processing on the multiple paths of video streams acquired by the video output module 3 when receiving a synchronous synthesis instruction sent by the control module 6, so as to obtain processed video streams.
The secondary encoding module 4 is configured to perform secondary encoding on the processed video stream and store the secondary encoded video stream in the image recording and playing module 5, and the image recording and playing module 5 is configured to perform recording or playing operation on the encoded video stream.
In addition, when the video stream is a single-path video stream, the video output module 3 may directly output the video stream to the secondary encoding module 4, at this time, the secondary encoding module 4 is further configured to perform secondary encoding on the single-path video stream and store the single-path video stream in the image recording and playing module 5, and the image recording and playing module 5 is configured to perform video recording or playing operation on the single-path video stream.
Optionally, the secondary encoding is to perform compression encoding on the processed video stream, such as: lossless compression coding.
In practical implementation, the image synchronization synthesis module 7 and the secondary encoding module 4 may be implemented as a video recording board, the video output module 3 may be implemented as a display component (e.g., a display screen, etc.), the video matrix switching module 2 may be implemented as a backplane bus, and the image recording and playing module 5 may be implemented as a video recording device or a playing device.
In this embodiment, in order to realize the recording of the spliced display screen, n video recording board cards are used for recording. n is an integer greater than 1. For example, the tiled display screen includes n display modules, and each display module corresponds to one video board card. Referring to fig. 2, n video boards 21 are connected by a backplane bus 22. The video board card 21 is configured to record a video stream displayed by the corresponding display component. The n video recording boards 21 include a designated video recording board and at least one other video recording board. And the other video recording board cards are the video recording board cards except the specified video recording board card in the n video recording board cards.
In this embodiment, the backplane bus 22 inputs multiple video streams to the corresponding video recording board 21 through the first virtual channel.
Any other video board card is used for: receiving a plurality of paths of video streams corresponding to the other video boards; carrying out image synthesis processing on the multi-channel video stream to obtain a processed video stream; and sending the processed video stream to the appointed video board card through a second virtual channel of the backboard bus.
The specified video board card is used for: receiving a plurality of paths of video streams corresponding to a specified video board card; carrying out image synthesis processing on the multi-channel video stream to obtain a processed video stream; receiving processed video streams sent by other video boards in the video boards; and recoding the processed video stream sent by the other video recording board card and the processed video stream obtained by the appointed video recording board card to obtain a path of coded video stream. As any video board card can record the video stream of a single channel, the video stream of the spliced display screen can be recorded.
Such as: in fig. 2, for layers 1 to 16, a backplane bus 22 is input to the 1 st video recording board through a first virtual channel, and after the layers are synthesized, the 1 st video recording board is input to the backplane bus 22 through a second virtual channel; the backboard bus 22 inputs the processed video stream to the nth video recording board card through the first virtual channel;
for the 17 th-32 th layer, the backboard bus 22 is input to the 2 nd image recording board card through the first virtual channel, and after the layers are synthesized, the 2 nd image recording board card is input to the backboard bus 22 through the second virtual channel; the backboard bus 22 inputs the processed video stream to the nth video recording board card through the first virtual channel;
by the way of analogy, the method can be used,
in layers from 16n +1 to 16(n +1), the backboard bus 22 is input to the nth image recording board card through the first virtual channel, and after the layers are synthesized, the nth image recording board card is input to the backboard bus 22 through the second virtual channel; the backboard bus 22 inputs the processed video stream to the nth video recording board card through the first virtual channel;
and the nth video recording board card recodes the processed video streams sent by other video recording board cards and the processed video streams obtained by the appointed video recording board card to obtain the coded video. The encoded video may be stored to the rendering module 5.
In this embodiment, a plurality of video recording board cards are used to perform image synthesis, and the specified video recording board card is used to encode the processed video stream again to obtain a path of encoded video stream, so that the video stream of the spliced display screen can be recorded.
Fig. 3 is a flowchart of an image processing method for a tiled display screen according to an embodiment of the present application, and this embodiment takes the application of the method to the image processing system of the tiled display screen shown in fig. 2 as an example for description. The method at least comprises the following steps:
step 301, any other video recording board card receives the multi-path video stream corresponding to the other video recording board card.
And the multi-path video stream corresponding to any other video board card is obtained by forwarding the back board bus. The n video recording board cards comprise other video recording board cards and appointed video recording board cards. The other video recording board cards are the video recording board cards except the appointed video recording board card in the n video recording board cards.
And step 302, performing image synthesis processing on the multi-channel video stream by any other video board card to obtain a processed video stream.
In this embodiment, when a video recording instruction is received, any one of the other video recording boards performs image synthesis processing on the multiple paths of video streams to obtain processed video streams.
Step 303, any other video recording board card sends the processed video stream to the specified video recording board card through the backplane bus.
The processed video stream is used for the appointed video recording board card to re-encode the processed video stream sent by each video recording board card and the processed video stream obtained by the appointed video recording board card, so as to obtain a path of encoded video stream.
And step 304, the appointed video board card receives the multi-channel video stream corresponding to the appointed video board card.
And 305, appointing a video board card to perform image synthesis processing on the multi-path video stream to obtain a processed video stream.
And triggering and executing the image synthesis processing on the multi-channel video stream when the video recording instruction is received to obtain a processed video stream.
Alternatively, steps 304 and 305 may be performed after steps 301 and 302; alternatively, it may be performed before steps 301 and 302; alternatively, steps 301 and 302 may be performed simultaneously.
Step 306, the specified video board card receives the processed video stream sent by other video board cards in the video board cards.
And 307, re-encoding the processed video streams sent by the other video recording boards and the processed video streams obtained by the specified video recording board to obtain one path of encoded video stream.
Optionally, re-encoding the processed video stream sent by the other video recording board card and the processed video stream obtained by the specified video recording board card to obtain a path of encoded video stream, where the re-encoding includes: for each processed video stream, acquiring a display coordinate position of the processed video stream and a display component size of a display component corresponding to the processed video stream; acquiring the board size of a specified video board; determining the coding position and the coding size of the video stream mapped to the appointed video board card according to the display coordinate position, the size of the display assembly and the size of the board card; and carrying out compression coding on the processed video stream according to the coding position and the coding size to obtain a path of coded video stream.
In one example, the display component is rectangular, and the display coordinate position includes left vertex coordinates, image width, and image height of the processed video stream in the corresponding display component; display component dimensions include component width and component height; the board card size includes a board card width and a board card height. At this time, determining the encoding position and the encoding size of the video stream mapped to the specified video board card according to the display coordinate position, the display component size and the board card size includes: calculating the product of the coordinate value in the width direction in the left vertex coordinate and the board card width and dividing the product by the width of the component to obtain the coordinate value in the width direction in the coded left vertex coordinate; calculating the product of the coordinate value of the left vertex coordinate in the height direction and the board card height and dividing the product by the component height to obtain the coordinate value of the left vertex coordinate in the height direction after coding; calculating the value of dividing the product of the image width and the board card width by the component width to obtain the coded board card width; and calculating the value of dividing the product of the image height and the board card height by the width of the component to obtain the coded board card height.
Such as: the width of the display component is ResW, and the height of the display component is ResH; the display coordinate positions of the image layers of the processed video stream on the display component are as follows: (layout xi, layout yi, layout wi, layout hi); the layout of the left vertex coordinate system is characterized in that the layout of the left vertex coordinate system is a layout of the left vertex coordinate system, and the layout of the left vertex coordinate system is a layout of the left vertex coordinate system; layout wi is the image width and layout hi is the image height. The board card width Bd _ W and the board card height of the video board card are as follows: bd _ H; the coding positions of the layers of the processed video stream on the video board card are as follows: (Bd _ layout xi, Bd _ layout Yi) and the code size is (Bd _ layout wi, Bd _ layout Hi). Coordinate values in the width direction in the left vertex coordinates after Bd _ layout xi coding; and the coordinate value in the height direction in the left vertex coordinate after Bd _ layout Yi coding.
Wherein Bd _ layout xi ═ Bd _ W)/ResW;
Bd_layoutYi＝(layoutYi*Bd_H)/ResH；
Bd_layoutWi＝(layoutXi*Bd_W)/ResW；
Bd_layoutHi＝(layoutYi*Bd_H)/ResH。
optionally, in this embodiment, the specified video board performs lossless compression coding on the processed video stream according to the coding position and the coding size, so as to obtain a path of coded video stream.
The lossless compression coding may be huffman coding, run-length coding, arithmetic coding, or the like, and the present embodiment does not limit the type of lossless compression coding.
Referring to a spliced display screen 41 obtained by splicing 4 display components shown in fig. 4, each display component corresponds to one video board card 42, and a processed video stream corresponding to each video board card 42 is input to the last video board card and then re-encoded, so as to obtain a path of encoded video stream 43.
In summary, in the image processing method for the tiled display screen provided by this embodiment, a plurality of paths of video streams corresponding to a specified video board card are received; carrying out image synthesis processing on the multi-channel video stream to obtain a processed video stream; receiving processed video streams sent by other video boards in the video boards; recoding the processed video stream sent by other video recording board cards and the processed video stream obtained by the appointed video recording board card to obtain a path of coded video stream; the problem that the spliced display screen cannot be recorded due to limited resources of one video board card can be solved; because a plurality of video recording board cards are used for image synthesis, the appointed video recording board card is used for coding the processed video stream again to obtain a path of coded video stream, and the video stream of the spliced display screen can be recorded.
Optionally, step 301-303 can be implemented separately as an embodiment of any other video board card; steps 304-307 may be implemented separately as an embodiment of specifying a video board.
Fig. 5 is a block diagram of an image processing apparatus for tiled display screens according to an embodiment of the present application, and this embodiment is described by taking as an example that the apparatus is applied to the image processing system for tiled display screens shown in fig. 2. The device at least comprises the following modules: a first receiving module 510, an image synthesizing module 520, a second receiving module 530, and a video encoding module 540.
A first receiving module 510, configured to receive multiple video streams corresponding to the specified video board card;
an image synthesizing module 520, configured to perform image synthesizing processing on the multiple paths of video streams to obtain processed video streams;
a second receiving module 530, configured to receive processed video streams sent by other video recording boards in the video recording boards, where the other video recording boards are video recording boards in the n video recording boards except the specified video recording board;
and a video encoding module 540, configured to re-encode the processed video streams sent by the other video recording boards and the processed video stream obtained by the specified video recording board, so as to obtain a path of encoded video.
For relevant details reference is made to the above-described method embodiments.
Fig. 6 is a block diagram of an image processing apparatus for tiled display screens according to an embodiment of the present application, and this embodiment is described by taking as an example that the apparatus is applied to the image processing system for tiled display screens shown in fig. 2. The device at least comprises the following modules: a video receiving module 610, an image synthesizing module 620, and a video transmitting module 630.
The video receiving module 610 is configured to receive multiple video streams corresponding to other video boards;
an image synthesizing module 620, configured to perform image synthesizing processing on the multiple paths of video streams to obtain processed video streams;
the video sending module 630 is configured to send the processed video stream to an appointed video recording board card through the backplane bus, so that the appointed video recording board card recodes the processed video stream sent by each video recording board card and the processed video stream obtained by the appointed video recording board card, and the coded video stream is adapted to the appointed video recording board card.
For relevant details reference is made to the above-described method embodiments.
It should be noted that: in the image processing apparatus for a tiled display screen provided in the above embodiment, when performing image processing on the tiled display screen, only the division of the functional modules is illustrated, and in practical applications, the function distribution may be completed by different functional modules according to needs, that is, the internal structure of the image processing apparatus for a tiled display screen is divided into different functional modules, so as to complete all or part of the functions described above. In addition, the image processing apparatus of the tiled display screen and the embodiment of the image processing method of the tiled display screen provided in the above embodiments belong to the same concept, and specific implementation processes thereof are detailed in the method embodiments and are not described herein again.
Fig. 7 is a block diagram of an image processing apparatus for tiled display screens according to an embodiment of the present application. The apparatus includes at least a processor 701 and a memory 702.
The processor 701 may be implemented in at least one hardware form of an FPGA (Field-Programmable Gate Array) or a PLA (Programmable Logic Array).
Memory 702 may include one or more computer-readable storage media, which may be non-transitory. Memory 702 may also include high-speed random access memory, as well as non-volatile memory, such as one or more magnetic disk storage devices, flash memory storage devices. In some embodiments, a non-transitory computer readable storage medium in memory 702 is used to store at least one instruction for execution by processor 701 to implement the method of image processing for a tiled display screen provided by method embodiments herein.
In some embodiments, the image processing apparatus for tiled display screen may further include: a peripheral interface and at least one peripheral. The processor 701, memory 702, and peripheral interface may be connected by bus or signal lines. Each peripheral may be connected to the peripheral interface via a bus, signal line, or circuit board. Illustratively, peripheral devices include, but are not limited to: a touch display screen, a power supply, etc.
Of course, the image processing apparatus of the tiled display screen may also include fewer or more components, which is not limited in this embodiment.
Optionally, the present application further provides a computer-readable storage medium, in which a program is stored, and the program is loaded and executed by a processor to implement the image processing method of the tiled display screen according to the above method embodiment.
Optionally, the present application further provides a computer product, which includes a computer-readable storage medium, where a program is stored in the computer-readable storage medium, and the program is loaded and executed by a processor to implement the image processing method for a tiled display screen according to the above method embodiment.
The technical features of the embodiments described above may be arbitrarily combined, and for the sake of brevity, all possible combinations of the technical features in the embodiments described above are not described, but should be considered as being within the scope of the present specification as long as there is no contradiction between the combinations of the technical features.
The above-mentioned embodiments only express several embodiments of the present application, and the description thereof is more specific and detailed, but not construed as limiting the scope of the invention. It should be noted that, for a person skilled in the art, several variations and modifications can be made without departing from the concept of the present application, which falls within the scope of protection of the present application. Therefore, the protection scope of the present patent shall be subject to the appended claims.
Claims (8)
1. The image processing method of the spliced display screen is characterized in that the spliced display screen comprises n display assemblies, each display assembly corresponds to a video board card, the n video board cards are connected through a backboard bus, and the video board cards are used for recording video streams displayed by the corresponding display assemblies; the method is used for a specified video board card in n video board cards, wherein n is an integer greater than 1; the method comprises the following steps:
receiving a plurality of paths of video streams corresponding to the specified video board card;
performing image synthesis processing on the multi-channel video stream to obtain a processed video stream;
receiving processed video streams sent by other video boards in the video boards, wherein the other video boards are the video boards except the specified video board among the n video boards, and the processed video streams sent by the other video boards are obtained by the other video boards receiving the multi-path video streams corresponding to the other video boards and performing image synthesis processing on the multi-path video streams;
recoding the processed video stream sent by the other video recording board card and the processed video stream obtained by the specified video recording board card to obtain a path of coded video stream; wherein, still include:
for each processed video stream, acquiring a display coordinate position of the processed video stream and a display component size of a display component corresponding to the processed video stream;
acquiring the board card size of the specified video board card;
determining the coding position and the coding size of the video stream mapped to the specified video board card according to the display coordinate position, the display assembly size and the board card size;
and performing compression coding on the processed video stream according to the coding position and the coding size to obtain the coded video stream.
2. The method of claim 1, wherein the display components are rectangles, and the display coordinate position comprises a left vertex coordinate, an image width, and an image height of the processed video stream in the corresponding display component; the display component dimensions include a component width and a component height; the board card size comprises a board card width and a board card height;
determining the encoding position and the encoding size of the processed video stream mapped to the specified video board card according to the display coordinate position, the display component size and the board card size, including:
calculating the product of the coordinate value in the width direction in the left vertex coordinate and the board card width and dividing the product by the value of the component width to obtain the coordinate value in the width direction in the coded left vertex coordinate;
calculating the product of the coordinate value of the left vertex coordinate in the height direction and the board card height and dividing the product by the value of the component height to obtain the coordinate value of the left vertex coordinate in the height direction after coding;
calculating the value of dividing the product of the image width and the board card width by the component width to obtain the coded board card width;
and calculating the product of the image height and the board card height and dividing the product by the width of the component to obtain the coded board card height.
3. The method according to claim 1, wherein said compression-coding the processed video stream according to the coding position and the coding size to obtain a coded video stream comprises:
and performing lossless compression coding on the processed video stream according to the coding position and the coding size to obtain the coded video stream.
4. The method according to any one of claims 1 to 3, wherein said performing image synthesis processing on said multiple video streams to obtain processed video streams comprises:
and when a video recording instruction is received, triggering and executing the image synthesis processing on the multi-path video stream to obtain a processed video stream.
5. The image processing method of the spliced display screen is characterized in that the spliced display screen comprises n display assemblies, each display assembly corresponds to a video board card, the n video board cards are connected through a backboard bus, and the video board cards are used for recording video streams displayed by the corresponding display assemblies; the method is used for any other video recording board card, the other video recording board cards are the video recording board cards except the specified video recording board card in the n video recording board cards, and n is an integer greater than 1; the method comprises the following steps:
receiving the multi-path video stream corresponding to the other video board cards;
performing image synthesis processing on the multi-channel video stream to obtain a processed video stream;
sending the processed video stream to the specified video board card through the backplane bus, so that the specified video board card can re-encode the processed video stream sent by each video board card and the processed video stream obtained by the specified video board card to obtain a path of encoded video stream; the processed video stream obtained by the specified video board card is a multi-path video stream corresponding to the specified video board card received by the specified video board card; and the multi-channel video stream is subjected to image synthesis processing to obtain the multi-channel video stream;
the method for obtaining the video stream after the encoding includes that the video stream after the processing sent by each video board card and the video stream after the processing obtained by the specified video board card are recoded by the specified video board card, and a path of encoded video stream is obtained, including: for each processed video stream, acquiring a display coordinate position of the processed video stream and a display component size of a display component corresponding to the processed video stream; acquiring the board card size of the specified video board card; determining the coding position and the coding size of the video stream mapped to the specified video board card according to the display coordinate position, the display assembly size and the board card size; and performing compression coding on the processed video stream according to the coding position and the coding size to obtain the coded video stream.
6. The method according to claim 5, wherein said performing image synthesis processing on the multiple video streams to obtain processed video streams comprises:
and when a video recording instruction is received, triggering and executing the image synthesis processing on the multi-path video stream to obtain a processed video stream.
7. An image processing device of a tiled display screen, characterized in that the device comprises a processor and a memory; the memory stores a program which is loaded and executed by the processor to realize the image processing method of the tiled display screen according to any one of claims 1 to 4; or, implementing the image processing method of a tiled display screen according to claim 5 or 6.
8. A computer-readable storage medium, characterized in that the storage medium has stored therein a program for implementing an image processing method of a tiled display screen according to any of claims 1 to 4 when the program is executed by a processor; or, implementing the image processing method of a tiled display screen according to claim 5 or 6.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010620744.9A CN111711800B (en) | 2020-07-01 | 2020-07-01 | Image processing method and device for tiled display screen and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010620744.9A CN111711800B (en) | 2020-07-01 | 2020-07-01 | Image processing method and device for tiled display screen and storage medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111711800A CN111711800A (en) | 2020-09-25 |
| CN111711800B true CN111711800B (en) | 2022-01-28 |
Family
ID=72544668
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010620744.9A Active CN111711800B (en) | 2020-07-01 | 2020-07-01 | Image processing method and device for tiled display screen and storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111711800B (en) |
Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101184217A (en) * | 2007-12-14 | 2008-05-21 | 华南理工大学 | Wireless ultra-broadband combination type high resolution large screen display method and apparatus |
| CN102821308A (en) * | 2012-06-04 | 2012-12-12 | 西安交通大学 | Multi-scene streaming media courseware recording and direct-broadcasting method |
| CN104601863A (en) * | 2013-09-12 | 2015-05-06 | 深圳锐取信息技术股份有限公司 | IP matrix system for recording and playing |
| CN104754305A (en) * | 2015-03-26 | 2015-07-01 | 北京德普视讯科技有限公司 | Tiled display control system based on cloud computing technology, image display method adopting system and application of system |
| CN105894872A (en) * | 2014-12-12 | 2016-08-24 | 南京化工职业技术学院 | Multimedia teaching system for theory and practice integrated teaching mode |
| CN107046631A (en) * | 2017-03-28 | 2017-08-15 | 深圳广世创科技有限公司 | A kind of method and system that can be encoded 2 roads simultaneously and be demonstrated with many people's wireless session rooms of streaming media |
| CN107678722A (en) * | 2017-10-11 | 2018-02-09 | 广州凡拓数字创意科技股份有限公司 | Multi-screen splices method, apparatus and multi-projection system giant-screen |
| CN108572809A (en) * | 2018-03-28 | 2018-09-25 | 苏州科达科技股份有限公司 | The display layout adjustment method and device of mosaic display screen |
| CN110581962A (en) * | 2018-06-07 | 2019-12-17 | 杭州海康威视数字技术股份有限公司 | television wall image redisplay method, service board and distributed television wall system |
| CN111263093A (en) * | 2020-01-22 | 2020-06-09 | 维沃移动通信有限公司 | Video recording method and electronic equipment |
| CN111263208A (en) * | 2018-11-30 | 2020-06-09 | 杭州海康威视数字技术股份有限公司 | Picture synthesis method and device, electronic equipment and storage medium |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105208245A (en) * | 2015-10-19 | 2015-12-30 | 擎亚国际贸易（上海）有限公司 | Video-content-based multi-channel video synchronization method and device |
-
2020
- 2020-07-01 CN CN202010620744.9A patent/CN111711800B/en active Active
Patent Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101184217A (en) * | 2007-12-14 | 2008-05-21 | 华南理工大学 | Wireless ultra-broadband combination type high resolution large screen display method and apparatus |
| CN102821308A (en) * | 2012-06-04 | 2012-12-12 | 西安交通大学 | Multi-scene streaming media courseware recording and direct-broadcasting method |
| CN104601863A (en) * | 2013-09-12 | 2015-05-06 | 深圳锐取信息技术股份有限公司 | IP matrix system for recording and playing |
| CN105894872A (en) * | 2014-12-12 | 2016-08-24 | 南京化工职业技术学院 | Multimedia teaching system for theory and practice integrated teaching mode |
| CN104754305A (en) * | 2015-03-26 | 2015-07-01 | 北京德普视讯科技有限公司 | Tiled display control system based on cloud computing technology, image display method adopting system and application of system |
| CN107046631A (en) * | 2017-03-28 | 2017-08-15 | 深圳广世创科技有限公司 | A kind of method and system that can be encoded 2 roads simultaneously and be demonstrated with many people's wireless session rooms of streaming media |
| CN107678722A (en) * | 2017-10-11 | 2018-02-09 | 广州凡拓数字创意科技股份有限公司 | Multi-screen splices method, apparatus and multi-projection system giant-screen |
| CN108572809A (en) * | 2018-03-28 | 2018-09-25 | 苏州科达科技股份有限公司 | The display layout adjustment method and device of mosaic display screen |
| CN110581962A (en) * | 2018-06-07 | 2019-12-17 | 杭州海康威视数字技术股份有限公司 | television wall image redisplay method, service board and distributed television wall system |
| CN111263208A (en) * | 2018-11-30 | 2020-06-09 | 杭州海康威视数字技术股份有限公司 | Picture synthesis method and device, electronic equipment and storage medium |
| CN111263093A (en) * | 2020-01-22 | 2020-06-09 | 维沃移动通信有限公司 | Video recording method and electronic equipment |
Non-Patent Citations (2)
| Title |
|---|
| Micro_LED研究进展综述;陈跃;《中国照明电器》;20200228(第2期);10-18 * |
| VR全景视频技术链路各环节对视觉观看体验的影响解析;魏娜;《广播与电视技术》;20180715;第45卷(第7期);38-43 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111711800A (en) | 2020-09-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN107155093B (en) | Video preview method, device and equipment | |
| WO2017185761A1 (en) | Method and device for playing back 2d video | |
| CN105898614A (en) | Screen menu transparency setting method and device and chip | |
| CN105959797A (en) | Video decoding method and digital TV | |
| CN102364945A (en) | Multi-picture image decoding display method and video monitoring terminal | |
| CN101963895A (en) | Edge blending processor, system and superposition method | |
| US20190379917A1 (en) | Image distribution method and image display method | |
| CN104580837A (en) | Video director engine based on GPU+CPU+IO architecture and using method thereof | |
| US20180302636A1 (en) | Method of mixing video bitstreams and apparatus performing the method | |
| CN107580228B (en) | Monitoring video processing method, device and equipment | |
| CN110782387B (en) | Image processing method and device, image processor and electronic equipment | |
| CN111711800B (en) | Image processing method and device for tiled display screen and storage medium | |
| US20180376157A1 (en) | Image processing apparatus and image processing method | |
| CN104956671A (en) | Video frame reconstruction | |
| CN110582021B (en) | Information processing method and device, electronic equipment and storage medium | |
| CN108282670A (en) | Code converter for real-time imaging synthesis | |
| KR102499422B1 (en) | Multi-screen system for Multi Display of Network and Hardware Videos | |
| CN113316022B (en) | Video playing method, device, equipment, system and storage medium | |
| CN111314777B (en) | Video generation method and device, computer storage medium and electronic equipment | |
| CN204291192U (en) | A kind of multi-screen splicing processor | |
| CN106658056B (en) | Nonlinear editing system, device and method | |
| KR20190101579A (en) | Reconfigurable Video System for Multi-Channel Ultra High Definition Video Processing | |
| CN112019926A (en) | Video processing device, method and system | |
| CN111526420A (en) | Video rendering method, electronic device and storage medium | |
| KR102331537B1 (en) | Apparatus and method for decoding |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |