CN111693849A - Closed-loop automatic test system capable of realizing multi-interface index test and test bench - Google Patents
Closed-loop automatic test system capable of realizing multi-interface index test and test bench Download PDFInfo
- Publication number
- CN111693849A CN111693849A CN202010551944.3A CN202010551944A CN111693849A CN 111693849 A CN111693849 A CN 111693849A CN 202010551944 A CN202010551944 A CN 202010551944A CN 111693849 A CN111693849 A CN 111693849A
- Authority
- CN
- China
- Prior art keywords
- test
- board
- interface
- tested
- uart
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000012360 testing method Methods 0.000 title claims abstract description 253
- 239000000523 sample Substances 0.000 claims abstract description 23
- 230000008054 signal transmission Effects 0.000 claims abstract description 8
- 238000006243 chemical reaction Methods 0.000 claims description 26
- 238000012549 training Methods 0.000 claims description 3
- 238000004891 communication Methods 0.000 abstract description 9
- 230000005236 sound signal Effects 0.000 description 10
- 239000002184 metal Substances 0.000 description 3
- NIXOWILDQLNWCW-UHFFFAOYSA-N acrylic acid group Chemical group C(C=C)(=O)O NIXOWILDQLNWCW-UHFFFAOYSA-N 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000005259 measurement Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000012797 qualification Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2801—Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
- G01R31/2806—Apparatus therefor, e.g. test stations, drivers, analysers, conveyors
- G01R31/2808—Holding, conveying or contacting devices, e.g. test adapters, edge connectors, extender boards
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
- H04R29/00—Monitoring arrangements; Testing arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Health & Medical Sciences (AREA)
- General Health & Medical Sciences (AREA)
- Otolaryngology (AREA)
- Acoustics & Sound (AREA)
- Signal Processing (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
The invention discloses a closed-loop automatic test system capable of realizing multi-interface index test and a test board, belonging to the technical field of wireless communication. The system comprises a test board and an upper computer, wherein the test board comprises a test fixture, a signal adapter board, a test mainboard and a power supply module, a test probe for signal transmission with a tested board is arranged on the test fixture, and the test mainboard comprises a core board, an ADC (analog-to-digital converter), a CODEC (coding-decoding-coding-encoding) module, an Ethernet switch and an inter-board connector; the tested signal of the tested board is transmitted to the signal adapter board through the test probe, and then is transmitted to the test mainboard through the inter-board connector connected with the signal adapter board. The multi-interface test system has a plurality of interface tests, can be connected with a network port, RS232, RS422, RS485, GPIO, input analog audio, output analog audio, voltage and other communication interfaces of a tested board, realizes multi-interface automatic test of the tested board, can automatically record test data and results, and is convenient for checking and exporting the test data.
Description
Technical Field
The invention belongs to the technical field of wireless communication, and particularly relates to a closed-loop automatic test system and a test board capable of realizing multi-interface index test.
Background
In the manufacturing process of the product, in order to improve the qualification rate of the product and reduce the repair rate, before the electronic equipment is assembled, the single board test of the circuit board is usually performed.
One method for testing the circuit board is to use a test fixture to test, wherein the circuit board is provided with a test point of a tested signal, the test point can be single-sided or double-sided, the tested board is placed on the test fixture during testing, the tested signal is contacted with a metal probe pressed downwards on the test fixture and then connected with a test mainboard, and the test fixture is used for testing and processing the test signal. In a traditional design, a tested signal is transmitted to a test mainboard through a flat cable or a wire harness after reaching a metal probe, interference can be generated among different types of signals in such a way, and the cable and the wire harness generally cannot meet the requirements of impedance, shielding and the like of a signal wire. And when the two sides of the board to be tested need to be tested, the test cables above and below the circuit board need to be collected to the same test main board, so that the appearance of the test equipment is messy.
When analog audio signals exist on a communication circuit board, a traditional testing mode is to perform function testing on a product after the product is assembled, and the product is tested through subjective testing or by using an ACTS communication acoustic testing system, the subjective testing has a great relationship with the subjective feeling of a tester and the experience of audio testing, and has no unified standard, and the ACTS communication acoustic testing system is expensive and is not suitable for production testing of the product.
Disclosure of Invention
In view of this, the invention provides a closed-loop automatic test system and a test board capable of implementing multi-interface index test, which can implement closed-loop automatic test of multi-interface indexes.
In order to achieve the purpose, the invention adopts the technical scheme that:
a closed-loop automatic test system capable of realizing multi-interface index test comprises a test board and an upper computer, wherein the test board comprises a test fixture, a signal adapter plate, a test mainboard and a power module, the test fixture is provided with a test probe for signal transmission with a tested board, and the test mainboard comprises a core board, an ADC (analog to digital converter), a CODEC (coding-decoding-coding-encoding) module, an Ethernet switch and an inter-board connector; the core board comprises an SPI interface, an I2S interface, an I2C interface, a GPIO interface, a UART interface and a network interface, the core board and the ADC analog-to-digital converter are communicated through the SPI interface, the core board and the CODEC audio coding and decoding module are communicated through the I2C interface and the I2S interface, each UART interface is connected with two single-pole multi-throw analog switches through corresponding serial port conversion modules respectively, the Ethernet switch is connected with corresponding ports of the core board, an upper computer and an inter-board connector respectively, and the ADC analog-to-digital converter, the CODEC audio coding and decoding module, a fixed end of each single-pole multi-throw analog switch and the GPIO interface of the core board are connected with corresponding ports of the inter-board connector respectively; the tested signal of the tested board is transmitted to the signal adapter board through the test probe and then transmitted to the test mainboard through the inter-board connector connected with the signal adapter board;
the upper computer is used for executing the following programs:
(1) configuring a network and establishing network connection with the test mainboard;
(2) selecting test items and test flows, performing round training on each test item, testing the tested board through the test mainboard, and receiving test data returned by the test mainboard;
(3) and saving the test data.
Furthermore, the number of the UART interfaces is at least three, and the three UART interfaces are respectively connected with the UART-RS232 serial port conversion module, the UART-RS422 serial port conversion module and the UART-RS485 serial port conversion module.
Further, the power supply module is an AC 220V-to-DC 12V power supply module.
Further, the device also comprises a code scanner, and the detected board is identified as the scanning result of the code scanner.
A test board capable of realizing multi-interface index test comprises a test fixture, a signal adapter plate, a test mainboard and a power supply module, wherein a test probe for signal transmission with a tested board is arranged on the test fixture, and the test mainboard comprises a core board, an ADC (analog-to-digital converter), a CODEC (coding-decoding-coding-decoding) module, an Ethernet switch and an inter-board connector; the core board comprises an SPI interface, an I2S interface, an I2C interface, a GPIO interface, a UART interface and a network interface, the core board and the ADC analog-to-digital converter are communicated through the SPI interface, the core board and the CODEC audio coding and decoding module are communicated through the I2C interface and the I2S interface, each UART interface is respectively connected with two single-pole multi-throw analog switches through corresponding serial port conversion modules, the Ethernet switch is provided with three ports, two ports are respectively connected with corresponding ports of the core board and the inter-board connector, the other port is used for being connected with an upper computer, and the ADC analog-to-digital converter, the audio coding and decoding module, the fixed end of each single-pole multi-throw analog switch and the CODEC interface of the core board are respectively connected with corresponding ports of the inter-board connector; the tested signal of the tested board is transmitted to the signal adapter board through the test probe, and then is transmitted to the test mainboard through the inter-board connector connected with the signal adapter board.
Furthermore, the number of the UART interfaces is at least three, and the three UART interfaces are respectively connected with the UART-RS232 serial port conversion module, the UART-RS422 serial port conversion module and the UART-RS485 serial port conversion module.
Further, the power supply module is an AC 220V-to-DC 12V power supply module.
The invention has the beneficial effects that:
1. the multi-interface test system has a plurality of interface tests, can be connected with a network port, RS232, RS422, RS485, GPIO, input analog audio, output analog audio, voltage and other communication interfaces of a tested board, and realizes the multi-interface test of the tested board.
2. The invention can realize automatic test, and can test through an automatic program only by placing the tested board on the test bench.
3. The invention can realize closed-loop test, automatically record test data and results, generate test records, and conveniently check and export the test data.
4. The test board provided by the invention can realize equipment power supply by directly using a common three-phase plug power line without using an adapter or a power conversion module for power supply, and is convenient to use.
Drawings
FIG. 1 is a functional block diagram of a test system in an embodiment of the invention.
Fig. 2 is a schematic diagram of a serial port conversion part in fig. 1.
Detailed Description
The technical solution of the present invention will be clearly and completely described below with reference to the accompanying drawings.
A closed-loop automatic test system capable of realizing multi-interface index test comprises a test board and an upper computer, wherein the test board comprises a test fixture, a signal adapter plate, a test mainboard and a power module, the test fixture is provided with a test probe for signal transmission with a tested board, and the test mainboard comprises a core board, an ADC (analog to digital converter), a CODEC (coding-decoding-coding-encoding) module, an Ethernet switch and an inter-board connector; the core board comprises an SPI interface, an I2S interface, an I2C interface, a GPIO interface, a UART interface and a network interface, the core board and the ADC analog-to-digital converter are communicated through the SPI interface, the core board and the CODEC audio coding and decoding module are communicated through the I2C interface and the I2S interface, each UART interface is connected with two single-pole multi-throw analog switches through corresponding serial port conversion modules respectively, the Ethernet switch is connected with corresponding ports of the core board, an upper computer and an inter-board connector respectively, and the ADC analog-to-digital converter, the CODEC audio coding and decoding module, a fixed end of each single-pole multi-throw analog switch and the GPIO interface of the core board are connected with corresponding ports of the inter-board connector respectively; the tested signal of the tested board is transmitted to the signal adapter board through the test probe and then transmitted to the test mainboard through the inter-board connector connected with the signal adapter board;
the upper computer is used for executing the following programs:
(1) configuring a network and establishing network connection with the test mainboard;
(2) selecting test items and test flows, performing round training on each test item, testing the tested board through the test mainboard, and receiving test data returned by the test mainboard;
(3) and saving the test data.
Furthermore, the number of the UART interfaces is at least three, and the three UART interfaces are respectively connected with the UART-RS232 serial port conversion module, the UART-RS422 serial port conversion module and the UART-RS485 serial port conversion module.
Further, the power supply module is an AC 220V-to-DC 12V power supply module.
Further, the device also comprises a code scanner, and the detected board is identified as the scanning result of the code scanner.
A test board capable of realizing multi-interface index test comprises a test fixture, a signal adapter plate, a test mainboard and a power supply module, wherein a test probe for signal transmission with a tested board is arranged on the test fixture, and the test mainboard comprises a core board, an ADC (analog-to-digital converter), a CODEC (coding-decoding-coding-decoding) module, an Ethernet switch and an inter-board connector; the core board comprises at least 1 SPI interface, 1I 2S interface, 1I 2C interface, 19 GPIO interfaces, 3 UART interfaces and 1 network interface, the core board and the ADC analog-to-digital converter are communicated through the SPI interfaces, the core board and the CODEC audio coding and decoding module are communicated through the I2C interface and the I2S interface, each UART interface is connected with two single-pole multi-throw analog switches through corresponding serial port conversion modules respectively, the Ethernet switch is provided with three ports, two ports are connected with corresponding ports of the core board and the board-to-board connector respectively, the other port is used for being connected with an upper computer, and the ADC analog-to-digital converter, the CODEC audio coding and decoding module, the fixed end of each single-pole multi-throw analog switch and the GPIO interface of the core board are connected with corresponding ports of the board-to-board connector respectively; the tested signal of the tested board is transmitted to the signal adapter board through the test probe, and then is transmitted to the test mainboard through the inter-board connector connected with the signal adapter board.
Furthermore, the number of the UART interfaces is at least three, and the three UART interfaces are respectively connected with the UART-RS232 serial port conversion module, the UART-RS422 serial port conversion module and the UART-RS485 serial port conversion module.
Further, the power supply module is an AC 220V-to-DC 12V power supply module.
Specifically, as shown in fig. 1 and 2, a closed-loop automatic test system capable of implementing a multi-interface index test includes a test board and an upper computer, where the test board includes a test fixture, a signal adapter board, a test motherboard, and an AC220V-DC12V power module, the test fixture is provided with a test probe for performing signal transmission with a board to be tested, and the test motherboard includes a core board, an ADC analog-to-digital converter, a CODEC audio coding and decoding module, an ethernet switch, and an inter-board connector; the core board comprises at least 1 SPI interface, 1I 2S interface, 1I 2C interface, 19 GPIO interfaces, 3 UART interfaces and 1 network port; in 19 GPIO interfaces of the core board, 8 GPIO interfaces are used for controlling an analog switch, and 11 GPIO interfaces are connected with the connectors between the boards, wherein 10 GPIO interfaces are used for testing IO signals to be tested, and 1 GPIO interface is used for indicating a test mode of the board to be tested; the core board and the ADC analog-to-digital converter communicate through an SPI interface, the core board and the CODEC audio coding and decoding module communicate through I2C and I2S interfaces, 3 UART interfaces of the core board are respectively connected to 2 single-pole double-throw analog switches with 3 paths through a UART-RS232 chip, a UART-RS422 chip and a UART-RS485 chip, the fixed end of each analog switch is connected with an inter-board connector (not shown in the figure), and 6 serial ports can be tested by using 3 serial port resources through the control of the analog switches; the ADC analog-to-digital converter, the CODEC audio coding and decoding module, the fixed end of each single-pole multi-throw analog switch and the GPIO interface of the core board are respectively connected with the corresponding ports of the inter-board connector; the tested signal of the tested board is transmitted to the signal adapter board through the test probe, and then is transmitted to the test mainboard through the inter-board connector connected with the signal adapter board.
In the system, a test fixture can be manufactured according to the position of the test point of the tested board, the test fixture contains a metal probe, the tested board is placed on the test fixture during testing, and the probes above and below the fixture are connected with the tested board in a contact manner through mechanical operation. The probe is fixed through the acrylic plate, a signal adapter plate is arranged in parallel with the acrylic plate, the probe is welded on the signal adapter plate, the signal adapter plate is used for carrying out high-quality transmission on signals, for example, impedance control is carried out on network port signals, differential signals are wired according to differential lines, and signals needing shielding are processed in a ground covering mode. The signal adapter board on the lower side leads signals to the test main board through the inter-board connector, and the signal adapter board on the upper side leads the tested signals to the test main board through the long probes. All signals to be tested are finally led to the test mainboard inside the test bench. The test board is provided with an RJ45-RJ45 panel connector which is internally connected with a test mainboard and externally connected with an operating machine, so that the communication between the test mainboard and the operating machine is realized.
The test bench is internally provided with an AC220V-DC12V power supply module, the external part supplies power to equipment through a three-phase plug power line, and AC220V is converted into DC12V through the power supply module to supply power to a test mainboard.
Still referring to fig. 1, the test system can test a board under test with 4 network ports, 2 RS232, 2 RS422, 2 RS485, 10 GPIOs, 2 input analog audio frequencies, 2 output analog audio frequencies, and 8 voltages.
Before the test is started, the test system is required to be configured, wherein the test system comprises a configuration network and a database, the connection between an upper computer and a test bench is established, and the data storage is realized; the test bench is externally provided with an AC220V power supply, the test bench is started, and a power supply indicator lamp is turned on; after the test mainboard is started, the test pins can be tested, so that the tested board is guided to enter a corresponding test mode.
After the software of the upper computer is started, the plate to be tested and the test scheme can be manually selected, after the selection is completed, the software can automatically load the corresponding scheme from the database, and information and a test item list in the test scheme are displayed on an interface. Before the test is started, the circuit board needs to be scanned, and in the test system, the bar code is used as the unique identifier of the circuit board and is used for storing and inquiring test records.
After the testee clicks the test starting button, the test mainboard and the tested board execute a test program and transmit test data to the upper computer through the network port; and the upper computer stores the test data into a database.
The interfaces of different tested boards to be tested have differences, the testing scheme needs to be manually selected, the same tested board only needs to be configured once, and the scheme stored before is directly selected when the board is used again.
In the system, the core board and the ADC chip are communicated through the SPI interface. The test mainboard board carries an AD data acquisition chip, can automatically acquire the voltage value of the tested board after being electrified, and transmits the voltage value to the upper computer software for judgment, thereby realizing voltage test.
Communication between the core board and the CODEC chip is via I2C and I2S interfaces. The output and input analog audio signals of the CODEC chip are connected with the connectors between the boards and finally connected with the audio signals of the board to be tested through the connectors between the boards. The measurement of the analog audio signal includes the input audio signal and the output audio signal (direction for the board under test). The test mainboard board carries the CODEC chip, when testing input audio signal, host computer software control test mainboard makes CODEC output several sets of sinusoidal wave signals of different frequency different amplitude to the board under test, the board under test records the audio signal of input, send digital audio package to host computer software through the net gape after the recording and handle, host computer software analysis digital audio signal draws received signal waveform, and judge whether the amplitude, frequency and the distortion factor of link satisfy the requirement. The measurement principle of the output audio signal is the same as that of the input signal.
3 UART interfaces of the core board are respectively connected to 2 alternative analog switches of 3 paths through a UART-RS232 chip, a UART-RS422 chip and a UART-RS485 chip, and the other ends of the analog switches are connected with the connectors between boards; the control of the analog switch realizes the extension of testing 6 serial ports by using 3 serial port resources. The 2 RS232 interfaces are tested in series, and after the 1 RS232 interface is tested, the analog switch is switched to another RS232 interface for testing. The analog switch is connected with 8 GPIOs, and is controlled through the GPIOs. During testing, the upper computer software sends a test instruction to the test mainboard, the test mainboard calls a test program to send data to the tested board, the tested board transmits the data to the upper computer software through the network port, and the upper computer software compares and judges the returned data.
And 10 of the 19 GPIO interfaces of the core board are connected with the connectors between the boards and used for testing the tested signals, and the GPIO testing signals comprise input and output signals (the direction is directed to the tested boards) of GPIO. For the input signal of the GPIO, the upper computer software controls the test mainboard to give the tested board a level value of an IO signal, the tested board obtains the value of the IO signal, and the receiving result is transmitted to the upper computer software through the network port to be judged. When the output signal of the GPIO is measured, the level value of an IO signal is sent to the test mainboard by the tested board under the control of the upper computer software.
When the test is started, the upper computer software can detect whether the test main board and the tested board are in a connected state or not, and send a message instruction for starting the test to the test main board and the tested board, and after the test main board and the tested board receive the message instruction for starting the test, the test main board and the tested board can reply an ACK instruction corresponding to the message instruction, which indicates that the test main board and the tested board are both ready for relevant test work.
The upper computer software can poll the test items in the test scheme, and send the test message instruction to the test main board and the tested board, the current test result can be fed back to the upper computer software by the upper computer software, and the upper computer software temporarily stores the test result and continues polling the next test item.
After the test item polling is completed, a message instruction of test completion is sent to the test main board and the tested board, and after the test main board and the tested board receive the message instruction of message completion, an ACK instruction corresponding to the message instruction is replied, which indicates that the test main board and the tested board both complete the related work of the test.
After the software test of the upper computer is finished, the upper computer stores the test data into the database, generates a test report and can inquire the test report through the bar code.
It should be noted that the above is only a preferred application example of the present invention, and is not intended to limit the scope of the present invention. Any modification, equivalent replacement, or improvement made within the spirit and principle of the present invention should be included in the protection scope of the present invention.
Claims (7)
1. A closed-loop automatic test system capable of realizing multi-interface index test is characterized by comprising a test board and an upper computer, wherein the test board comprises a test fixture, a signal adapter board, a test mainboard and a power module, the test fixture is provided with a test probe for signal transmission with a tested board, and the test mainboard comprises a core board, an ADC (analog-to-digital converter), a CODEC (coding-decoding-coding-decoding) module, an Ethernet switch and an inter-board connector; the core board comprises an SPI interface, an I2S interface, an I2C interface, a GPIO interface, a UART interface and a network interface, the core board and the ADC analog-to-digital converter are communicated through the SPI interface, the core board and the CODEC audio coding and decoding module are communicated through the I2C interface and the I2S interface, each UART interface is connected with two single-pole multi-throw analog switches through corresponding serial port conversion modules respectively, the Ethernet switch is connected with corresponding ports of the core board, an upper computer and an inter-board connector respectively, and the ADC analog-to-digital converter, the CODEC audio coding and decoding module, a fixed end of each single-pole multi-throw analog switch and the GPIO interface of the core board are connected with corresponding ports of the inter-board connector respectively; the tested signal of the tested board is transmitted to the signal adapter board through the test probe and then transmitted to the test mainboard through the inter-board connector connected with the signal adapter board;
the upper computer is used for executing the following programs:
(1) configuring a network and establishing network connection with the test mainboard;
(2) selecting test items and test flows, performing round training on each test item, testing the tested board through the test mainboard, and receiving test data returned by the test mainboard;
(3) and saving the test data.
2. The closed-loop automatic test system capable of realizing multi-interface index test according to claim 1, wherein there are at least three UART interfaces, and the three UART interfaces are respectively connected with the UART-RS232 serial port conversion module, the UART-RS422 serial port conversion module and the UART-RS485 serial port conversion module.
3. The system of claim 1, wherein the power module is an AC220V to DC12V power module.
4. The system of claim 1, further comprising a scanner, wherein the board under test is identified as a scan result of the scanner.
5. The test bench capable of realizing multi-interface index test according to claim 1, comprising a test fixture, a signal adapter board, a test motherboard and a power module, wherein the test fixture is provided with a test probe for signal transmission with a tested board, and the test motherboard comprises a core board, an ADC analog-to-digital converter, a CODEC audio coding and decoding module, an ethernet switch and an inter-board connector; the core board comprises an SPI interface, an I2S interface, an I2C interface, a GPIO interface, a UART interface and a network interface, the core board and the ADC analog-to-digital converter are communicated through the SPI interface, the core board and the CODEC audio coding and decoding module are communicated through the I2C interface and the I2S interface, each UART interface is respectively connected with two single-pole multi-throw analog switches through corresponding serial port conversion modules, the Ethernet switch is provided with three ports, two ports are respectively connected with corresponding ports of the core board and the inter-board connector, the other port is used for being connected with an upper computer, and the ADC analog-to-digital converter, the audio coding and decoding module, the fixed end of each single-pole multi-throw analog switch and the CODEC interface of the core board are respectively connected with corresponding ports of the inter-board connector; the tested signal of the tested board is transmitted to the signal adapter board through the test probe, and then is transmitted to the test mainboard through the inter-board connector connected with the signal adapter board.
6. The test bench capable of realizing multi-interface index test according to claim 1, wherein there are at least three UART interfaces, and the three UART interfaces are respectively connected to the UART-RS232 serial port conversion module, the UART-RS422 serial port conversion module, and the UART-RS485 serial port conversion module.
7. The testing platform of claim 1, wherein the power module is an AC220V to DC12V power module.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010551944.3A CN111693849A (en) | 2020-06-17 | 2020-06-17 | Closed-loop automatic test system capable of realizing multi-interface index test and test bench |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010551944.3A CN111693849A (en) | 2020-06-17 | 2020-06-17 | Closed-loop automatic test system capable of realizing multi-interface index test and test bench |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN111693849A true CN111693849A (en) | 2020-09-22 |
Family
ID=72481402
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010551944.3A Pending CN111693849A (en) | 2020-06-17 | 2020-06-17 | Closed-loop automatic test system capable of realizing multi-interface index test and test bench |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111693849A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112240974A (en) * | 2020-11-06 | 2021-01-19 | 苏州市运泰利自动化设备有限公司 | Multichannel board card-level BFT test platform |
| CN112557880A (en) * | 2020-12-16 | 2021-03-26 | 珠海市运泰利自动化设备有限公司 | Wearable equipment mainboard test fixture |
| CN113655772A (en) * | 2021-07-08 | 2021-11-16 | 珠海妙存科技有限公司 | Automatic testing arrangement of intelligent terminal based on ethernet |
| CN116068980A (en) * | 2021-10-29 | 2023-05-05 | 国能智深控制技术有限公司 | Testing device of controller |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103852712A (en) * | 2012-11-30 | 2014-06-11 | 深圳市祈飞科技有限公司 | Graphical test system used for testing embedded type core board |
| CN108828426A (en) * | 2017-12-13 | 2018-11-16 | 天津华泽瑞威信息技术有限公司 | Automate hardware testing system |
-
2020
- 2020-06-17 CN CN202010551944.3A patent/CN111693849A/en active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103852712A (en) * | 2012-11-30 | 2014-06-11 | 深圳市祈飞科技有限公司 | Graphical test system used for testing embedded type core board |
| CN108828426A (en) * | 2017-12-13 | 2018-11-16 | 天津华泽瑞威信息技术有限公司 | Automate hardware testing system |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112240974A (en) * | 2020-11-06 | 2021-01-19 | 苏州市运泰利自动化设备有限公司 | Multichannel board card-level BFT test platform |
| CN112557880A (en) * | 2020-12-16 | 2021-03-26 | 珠海市运泰利自动化设备有限公司 | Wearable equipment mainboard test fixture |
| CN113655772A (en) * | 2021-07-08 | 2021-11-16 | 珠海妙存科技有限公司 | Automatic testing arrangement of intelligent terminal based on ethernet |
| CN116068980A (en) * | 2021-10-29 | 2023-05-05 | 国能智深控制技术有限公司 | Testing device of controller |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111693849A (en) | Closed-loop automatic test system capable of realizing multi-interface index test and test bench | |
| CN109917276A (en) | Multifunction circuit board automatic test equipment, test macro and test method | |
| CN101806857B (en) | Online fault diagnostic apparatus for circuit board | |
| CN210038056U (en) | Multifunctional circuit board automatic test equipment and test system | |
| CN108267674A (en) | System is tested in a kind of comprehensive automation | |
| CN212258965U (en) | Automatic test system of radio frequency module | |
| CN208013366U (en) | A kind of RF IC automatic testing equipment | |
| CN208092197U (en) | A kind of PCBA automatization test systems | |
| CN112344810B (en) | Missile weapon test equipment | |
| CN111521223A (en) | Automatic detection system and method | |
| CN106291321B (en) | L abWindows/CVI-based plasma power supply circuit automatic test platform and method | |
| CN203606445U (en) | Module detecting bench and module production detecting device | |
| CN108803566A (en) | Automobile engine cooling fan controller general-utility test platform | |
| CN208092167U (en) | A kind of cable marker test device | |
| CN203761452U (en) | Cell phone platform test applied engine system | |
| CN111258836B (en) | Multifunctional vehicle bus consistency testing device and method | |
| CN214954044U (en) | Electric energy meter detection device and detection equipment | |
| CN205982547U (en) | Circuit board testing tool | |
| CN210327591U (en) | Carrier chip test system | |
| CN211669544U (en) | Test system | |
| CN212256104U (en) | Drive accuse intergral template testing arrangement | |
| CN210427730U (en) | Circuit board switching value input automatic checkout device | |
| CN203520072U (en) | Signal converter assembly detection device | |
| CN110661583A (en) | Carrier chip test system | |
| CN202041949U (en) | Automatic test system for computer motherboard |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20200922 |