CN111654076B - Multi-channel power supply parasitic power supply and communication system - Google Patents

Multi-channel power supply parasitic power supply and communication system Download PDF

Info

Publication number
CN111654076B
CN111654076B CN202010463256.1A CN202010463256A CN111654076B CN 111654076 B CN111654076 B CN 111654076B CN 202010463256 A CN202010463256 A CN 202010463256A CN 111654076 B CN111654076 B CN 111654076B
Authority
CN
China
Prior art keywords
energy storage
voltage
power supply
switch
storage unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202010463256.1A
Other languages
Chinese (zh)
Other versions
CN111654076A (en
Inventor
高鹤
宿晓慧
李博
罗家俊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Institute of Microelectronics of CAS
Original Assignee
Institute of Microelectronics of CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Institute of Microelectronics of CAS filed Critical Institute of Microelectronics of CAS
Priority to CN202010463256.1A priority Critical patent/CN111654076B/en
Publication of CN111654076A publication Critical patent/CN111654076A/en
Application granted granted Critical
Publication of CN111654076B publication Critical patent/CN111654076B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/0068—Battery or charger load switching, e.g. concurrent charging and load supply
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
    • H02J7/00—Circuit arrangements for charging or depolarising batteries or for supplying loads from batteries
    • H02J7/007—Regulation of charging or discharging current or voltage
    • H02J7/00712—Regulation of charging or discharging current or voltage the cycle being controlled or terminated in response to electric parameters
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/02—Details

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Charge And Discharge Circuits For Batteries Or The Like (AREA)

Abstract

The invention discloses a multi-channel power supply parasitic power supply and a communication system. When the voltage signal transmitted by the data line is at a low level, the discharge control module controls the parasitic energy storage power supply module to sequentially supply power by adopting the first energy storage unit and the second energy storage unit, and when the voltage signal transmitted by the data line is at a high level, the charge control module controls the parasitic energy storage power supply module to sequentially charge the first energy storage unit and the second energy storage unit by adopting the voltage signal transmitted by the data line.

Description

Multi-channel power supply parasitic power supply and communication system
Technical Field
The invention relates to the technical field of parasitic power supplies, in particular to a multi-channel power supply parasitic power supply and a communication system.
Background
Parasitic power supplies are power supplies that power devices over data lines, and are commonly found in serial communication devices. The slave device can directly obtain the power supply voltage from the data line by using the parasitic power supply for power supply, so that the slave device does not need additional local power supply configuration, peripheral devices and ports of the slave device can be reduced, and the system cost is reduced. The common parasitic power supply realizes charge storage by directly charging the large-capacity energy storage capacitor, so that the energy storage capacitor needs longer recovery time after discharging, the manufacturing cost of the parasitic power supply is increased, and the data transmission speed and the use and popularization of the parasitic power supply are greatly limited.
Disclosure of Invention
The invention aims to solve the problem that the existing parasitic power supply energy storage capacitor needs longer recovery time after discharging.
The invention is realized by the following technical scheme:
a multi-channel power supply parasitic power supply comprises a direct power supply control module, a charging control module, a discharging control module and a parasitic energy storage power supply module, wherein the parasitic energy storage power supply module comprises a first energy storage unit and a second energy storage unit;
the direct power supply control module is connected with the parasitic energy storage power supply module and is used for controlling the parasitic energy storage power supply module to supply power to power consumption equipment connected with the data line by adopting the voltage signal transmitted by the data line when the voltage signal transmitted by the data line is at a high level;
the charging control module is connected with the parasitic energy storage power supply module and is used for controlling the parasitic energy storage power supply module to charge the first energy storage unit by adopting the voltage signal transmitted by the data line when the voltage signal transmitted by the data line is at a high level and the voltage of the first energy storage unit is less than a first preset voltage, and controlling the parasitic energy storage power supply module to charge the second energy storage unit by adopting the voltage signal transmitted by the data line when the voltage signal transmitted by the data line is at a high level and the voltage of the first energy storage unit is not less than the first preset voltage;
the discharge control module is connected with the parasitic energy storage power supply module and used for controlling the parasitic energy storage power supply module to adopt the first energy storage unit to discharge so as to supply power to the power consumption equipment when a voltage signal transmitted by the data line is at a low level and the voltage of the first energy storage unit is greater than a second preset voltage, and controlling the parasitic energy storage power supply module to adopt the second energy storage unit to discharge so as to supply power to the power consumption equipment when the voltage signal transmitted by the data line is at the low level and the voltage of the first energy storage unit is not greater than the second preset voltage.
Optionally, the parasitic energy storage power supply module further includes a first switch, a second switch, a third switch, a fourth switch, and a fifth switch;
one end of the first switch, one end of the second switch and one end of the third switch are connected with the data line, the other end of the first switch is connected with one end of the fourth switch and one end of the fifth switch and serves as the output end of the parasitic energy storage and power supply module, the other end of the second switch is connected with the other end of the fourth switch and one end of the first energy storage unit, the other end of the third switch is connected with the other end of the fifth switch and one end of the second energy storage unit, and the other end of the first energy storage unit and the other end of the second energy storage unit are grounded;
the control end of the first switch is used for receiving a first control signal, the control end of the second switch is used for receiving a second control signal, the control end of the third switch is used for receiving a third control signal, the control end of the fourth switch is used for receiving a fourth control signal, and the control end of the fifth switch is used for receiving a fifth control signal.
Optionally, the parasitic energy storage power supply module further includes a voltage stabilizing unit;
the voltage stabilizing unit is used for stabilizing the voltage of the output end of the parasitic energy storage power supply module.
Optionally, the energy storage capacities of the first energy storage unit and the second energy storage unit are equal; alternatively, the first and second electrodes may be,
the energy storage capacities of the first energy storage unit and the second energy storage unit are unequal.
Optionally, the direct power supply control module is configured to provide the first control signal, where the first control signal controls the first switch to be turned on when a voltage signal transmitted by the data line is at a high level, and otherwise controls the first switch to be turned off;
the charging control module is configured to provide the second control signal and the third control signal;
the second control signal controls the second switch to be switched on when the voltage signal transmitted by the data line is at a high level and the voltage of the first energy storage unit is less than the first preset voltage, otherwise, the second switch is controlled to be switched off;
the third control signal controls the third switch to be turned on when the voltage signal transmitted by the data line is at a high level and the voltage of the first energy storage unit is not less than the first preset voltage, otherwise, the third switch is controlled to be turned off;
the discharge control module is used for providing the fourth control signal and the fifth control signal;
the fourth control signal controls the fourth switch to be switched on when the voltage signal transmitted by the data line is at a low level and the voltage of the first energy storage unit is greater than the second preset voltage, otherwise, the fourth switch is controlled to be switched off;
the fifth control signal controls the fifth switch to be switched on when the voltage signal transmitted by the data line is at a low level and the voltage of the first energy storage unit is not greater than the second preset voltage, otherwise, the fifth switch is controlled to be switched off.
Optionally, the charging control module includes a first comparator and a charging logic unit;
the first comparator is used for comparing the voltage on the data line with the voltage of the first energy storage unit to generate a first comparison signal, the potential of the first comparison signal is converted when the difference between the voltage on the data line and the voltage of the first energy storage unit is not greater than a preset voltage difference, and the preset voltage difference is the difference between the voltage on the data line and the first preset voltage when the voltage signal transmitted by the data line is at a high level;
the charging logic unit is configured to perform logic processing on the first comparison signal and the voltage signal transmitted by the data line, and generate the second control signal and the third control signal.
Optionally, the discharge control module includes a second comparator and a discharge logic unit;
the second comparator is used for comparing the second preset voltage with the voltage of the first energy storage unit to generate a second comparison signal, and the potential of the second comparison signal is converted when the voltage of the first energy storage unit is not more than the second preset voltage;
the discharge logic unit is used for performing logic processing on the second comparison signal and the voltage signal transmitted by the data line to generate the fourth control signal and the fifth control signal.
Optionally, the discharge control module further includes a voltage dividing unit;
the voltage dividing unit is used for dividing the voltage of the second energy storage unit to generate the second preset voltage.
Optionally, the voltage dividing unit includes more than two MOS transistors connected in series; alternatively, the first and second electrodes may be,
the voltage division unit comprises more than three MOS transistors connected in series and in parallel.
Based on the same inventive concept, the invention also provides a communication system, which comprises a master communication device, a slave communication device and a data line, wherein the data line is connected with the master communication device and the slave communication device, the communication system also comprises the multi-channel power supply parasitic power supply, and the slave communication device is the power consumption device.
Compared with the prior art, the invention has the following advantages and beneficial effects:
according to the multi-channel power supply parasitic power supply, the direct power supply control module, the charging control module, the discharging control module and the parasitic energy storage power supply module are arranged, when a voltage signal transmitted by a data line is at a high level, the direct power supply control module controls the parasitic energy storage power supply module to supply power to power consumption equipment connected with the data line by adopting the voltage signal transmitted by the data line; when the voltage signal transmitted by the data line is high level and the voltage of the first energy storage unit is less than a first preset voltage, the charging control module controls the parasitic energy storage power supply module to charge the first energy storage unit by adopting the voltage signal transmitted by the data line; when the voltage signal transmitted by the data line is high level and the voltage of the first energy storage unit is not less than the first preset voltage, the charging control module controls the parasitic energy storage and power supply module to charge the second energy storage unit by adopting the voltage signal transmitted by the data line; when the voltage signal transmitted by the data line is at a low level and the voltage of the first energy storage unit is greater than a second preset voltage, the discharge control module controls the parasitic energy storage power supply module to discharge by adopting the first energy storage unit so as to supply power to the power consumption equipment; when the voltage signal transmitted by the data line is low level and the voltage of the first energy storage unit is not greater than a second preset voltage, the discharge control module controls the parasitic energy storage power supply module to discharge by adopting the second energy storage unit so as to supply power to the power consumption equipment.
When the voltage signal transmitted by the data line is at a low level, the discharge control module controls the parasitic energy storage and power supply module to sequentially supply power by adopting the first energy storage unit and the second energy storage unit, and when the voltage signal transmitted by the data line is at a high level, the charge control module controls the parasitic energy storage and power supply module to sequentially charge the first energy storage unit and the second energy storage unit by adopting the voltage signal transmitted by the data line, so that the multi-path power supply parasitic power supply provided by the invention can improve the charging speed of the energy storage units and reduce the recovery time of the energy storage units.
The communication system provided by the invention comprises main communication equipment, slave communication equipment, a data wire and the multi-channel power supply parasitic power supply, wherein the slave communication equipment is powered by the multi-channel power supply parasitic power supply, a power wire does not need to be led out from the main communication equipment or an additional local power supply is not needed to be configured, peripheral devices of the slave communication equipment are reduced, the volume of the slave communication equipment is reduced, the cost of the communication system is reduced, and the communication system is convenient to expand under a complex condition. In addition, the software and hardware of the communication equipment at the two ends of the data line do not need to be modified or adjusted.
Drawings
The accompanying drawings, which are included to provide a further understanding of the embodiments of the invention and are incorporated in and constitute a part of this application, illustrate embodiment(s) of the invention and together with the description serve to explain the principles of the invention. In the drawings:
fig. 1 is a schematic circuit diagram of a multi-channel power supply parasitic power supply according to an embodiment of the present invention;
fig. 2 is a circuit diagram of a parasitic energy storage power supply module according to an embodiment of the invention;
FIG. 3 is a circuit diagram of a first comparator according to an embodiment of the present invention;
FIG. 4 is a circuit diagram of a first NAND gate unit in a charge logic unit according to an embodiment of the present invention;
FIG. 5 is a circuit diagram of a second NAND gate unit in the charge logic unit according to the embodiment of the present invention;
FIG. 6 is a circuit diagram of a voltage divider according to an embodiment of the present invention;
FIG. 7 is a circuit diagram of a voltage divider according to another embodiment of the present invention;
FIG. 8 is a circuit diagram of a second comparator according to an embodiment of the present invention;
FIG. 9 is a circuit diagram of a third NAND gate unit in the discharge logic unit according to the embodiment of the present invention;
FIG. 10 is a circuit diagram of a fourth NAND gate unit in the discharge logic unit according to the embodiment of the present invention;
FIG. 11 is a circuit diagram of a conventional parasitic power supply;
FIGS. 12 and 13 are graphs comparing simulation results of a multi-channel power supply parasitic power supply and a conventional parasitic power supply according to an embodiment of the present invention;
fig. 14 is a schematic circuit structure diagram of a communication system according to an embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the present invention is further described in detail below with reference to examples and accompanying drawings, and the exemplary embodiments and descriptions thereof are only used for explaining the present invention and are not meant to limit the present invention.
The embodiment of the invention provides a multi-channel power supply parasitic power supply, and fig. 1 is a schematic circuit structure diagram of the multi-channel power supply parasitic power supply, the multi-channel power supply parasitic power supply comprises a parasitic energy storage power supply module 11, a direct power supply control module 12, a charging control module 13 and a discharging control module 14, and the parasitic energy storage power supply module 11 comprises a first energy storage unit and a second energy storage unit.
Specifically, the direct power supply control module 12 is connected to the parasitic energy storage power supply module 11, and is configured to control the parasitic energy storage power supply module 11 to supply power to the power consumption device connected to the data line DL by using the voltage signal transmitted by the data line DL when the voltage signal transmitted by the data line DL is at a high level.
The charging control module 13 is connected to the parasitic energy storage and power supply module 11, and configured to control the parasitic energy storage and power supply module 11 to charge the first energy storage unit with the voltage signal transmitted by the data line DL when the voltage signal transmitted by the data line DL is at a high level and the voltage of the first energy storage unit is less than a first preset voltage, and control the parasitic energy storage and power supply module 11 to charge the second energy storage unit with the voltage signal transmitted by the data line DL when the voltage signal transmitted by the data line DL is at a high level and the voltage of the first energy storage unit is not less than the first preset voltage.
The discharge control module 14 is connected to the parasitic energy storage power supply module 11, and configured to control the parasitic energy storage power supply module 11 to discharge to the power consumption device by using the first energy storage unit when the voltage signal transmitted by the data line DL is at a low level and the voltage of the first energy storage unit is greater than a second preset voltage, and control the parasitic energy storage power supply module 11 to discharge to the power consumption device by using the second energy storage unit when the voltage signal transmitted by the data line DL is at a low level and the voltage of the first energy storage unit is not greater than the second preset voltage.
The parasitic energy storage power supply module 11 is connected with the direct power supply control module 12, the charging control module 13 and the discharging control module 14, and the parasitic energy storage power supply module 11 is configured to:
when the voltage signal transmitted by the data line DL is at a high level, under the control of the direct power supply control module 12, receiving the voltage signal transmitted by the data line DL, and supplying power to the power consumption device by using the voltage signal transmitted by the data line DL;
when the voltage signal transmitted by the data line DL is at a high level and the voltage of the first energy storage unit is less than a first preset voltage, under the control of the charging control module 13, receiving the voltage signal transmitted by the data line DL, and charging the first energy storage unit by using the voltage signal transmitted by the data line DL;
when the voltage signal transmitted by the data line DL is at a high level and the voltage of the first energy storage unit is not less than the first preset voltage, under the control of the charging control module 13, receiving the voltage signal transmitted by the data line DL, and charging the second energy storage unit by using the voltage signal transmitted by the data line DL;
when the voltage signal transmitted by the data line DL is at a low level and the voltage of the first energy storage unit is greater than a second preset voltage, the first energy storage unit is used for discharging under the control of the discharge control module 14 to supply power to the power consumption device;
when the voltage signal transmitted by the data line DL is at a low level and the voltage of the first energy storage unit is not greater than a second preset voltage, the second energy storage unit is used for discharging under the control of the discharge control module 14 to supply power to the power consumption device.
In the multi-path power supply parasitic power supply provided by the embodiment of the invention, when the voltage signal transmitted by the data line DL is at a low level, the discharge control module 14 controls the parasitic energy storage power supply module 11 to sequentially supply power by adopting the first energy storage unit and the second energy storage unit, and when the voltage signal transmitted by the data line DL is at a high level, the charge control module 13 controls the parasitic energy storage power supply module 11 to sequentially charge the first energy storage unit and the second energy storage unit by adopting the voltage signal transmitted by the data line DL, so that the multi-path power supply parasitic power supply provided by the invention can improve the charging speed of the energy storage units and reduce the recovery time of the energy storage units.
The embodiment of the invention provides a specific circuit of the parasitic energy storage power supply module 11, and fig. 2 is a circuit diagram of the parasitic energy storage power supply module 11, where the parasitic energy storage power supply module 11 includes a first switch K1, a second switch K2, a third switch K3, a fourth switch K4, and a fifth switch K5 in addition to the first energy storage unit 21 and the second energy storage unit 22.
The data line DL is connected to one end of the first switch K1, one end of the second switch K2 and one end of the third switch K3, the other end of the first switch K1 is connected to one end of the fourth switch K4 and one end of the fifth switch K5 and serves as the output end OUT of the parasitic energy storage and power supply module 11, the other end of the second switch K2 is connected to the other end of the fourth switch K4 and one end of the first energy storage unit 21, the other end of the third switch K3 is connected to the other end of the fifth switch K5 and one end of the second energy storage unit 22, and the other end of the first energy storage unit 21 and the other end of the second energy storage unit 22 are grounded.
The control terminal of the first switch K1 is used for receiving a first control signal S1. The first control signal S1 controls the first switch K1 to be turned on when the voltage signal transmitted by the data line DL is at a high level, and otherwise controls the first switch K1 to be turned off, i.e., controls the first switch K1 to be turned off when the voltage signal transmitted by the data line DL is at a low level.
The control end of the second switch K2 is configured to receive a second control signal S2, the second control signal S2 controls the second switch K2 to be turned on when the voltage signal transmitted by the data line DL is at a high level and the voltage V1 of the first energy storage unit 21 is less than the first preset voltage, otherwise controls the second switch K2 to be turned off, that is, the second control signal S2 controls the second switch K2 to be turned off when the voltage signal transmitted by the data line DL is at a high level and the voltage V1 of the first energy storage unit 21 is not less than the first preset voltage, and to be turned off when the voltage signal transmitted by the data line DL is at a low level.
The control terminal of the third switch K3 is configured to receive a third control signal S3, the third control signal S3 controls the third switch K3 to turn on when the voltage signal transmitted by the data line DL is at a high level and the voltage V1 of the first energy storage unit 21 is not less than the first preset voltage, otherwise controls the third switch K3 to turn off, that is, the third control signal S3 controls the third switch K3 to turn off when the voltage signal transmitted by the data line DL is at a high level and the voltage V1 of the first energy storage unit 21 is less than the first preset voltage, and turn off when the voltage signal transmitted by the data line DL is at a low level.
The control end of the fourth switch K4 is configured to receive a fourth control signal S4, the fourth control signal S4 controls the fourth switch K4 to turn on when the voltage signal transmitted by the data line DL is at a low level and the voltage V1 of the first energy storage unit 21 is greater than the second preset voltage, otherwise controls the fourth switch K4 to turn off, that is, the fourth control signal S4 controls the fourth switch K4 to turn off when the voltage signal transmitted by the data line DL is at a low level and the voltage V1 of the first energy storage unit 21 is not greater than the second preset voltage, and to turn off when the voltage signal transmitted by the data line DL is at a high level.
The control end of the fifth switch K5 is configured to receive a fifth control signal S5, the fifth control signal S5 controls the fifth switch K5 to be turned on when the voltage signal transmitted by the data line DL is at a low level and the voltage V1 of the first energy storage unit 21 is not greater than the second preset voltage, otherwise controls the fifth switch K5 to be turned off, that is, the fifth control signal S5 controls the fifth switch K5 to be turned off when the voltage signal transmitted by the data line DL is at a low level and the voltage V1 of the first energy storage unit 21 is greater than the second preset voltage, and to be turned off when the voltage signal transmitted by the data line DL is at a high level.
When the voltage signal transmitted by the data line DL is at a high level, the first control signal S1 controls the first switch K1 to be turned on, the fourth control signal S4 controls the fourth switch K4 to be turned off, the fifth control signal S5 controls the fifth switch K5 to be turned off, and the parasitic energy storage and power supply module 11 supplies power to the power consuming device by using the voltage signal transmitted by the data line DL;
when the voltage signal transmitted by the data line DL is at a high level and the voltage V1 of the first energy storage unit 21 is less than the first preset voltage, the second control signal S2 controls the second switch K2 to be turned on, the third control signal S3 controls the third switch K3 to be turned off, and the parasitic energy storage power supply module 11 charges the first energy storage unit 21 by using the voltage signal transmitted by the data line DL;
when the voltage signal transmitted by the data line DL is at a high level and the voltage V1 of the first energy storage unit 21 is not less than the first preset voltage, the second control signal S2 controls the second switch K2 to be turned off, the third control signal S3 controls the third switch K3 to be turned on, and the parasitic energy storage and power supply module 11 charges the second energy storage unit 22 by using the voltage signal transmitted by the data line DL;
when the voltage signal transmitted by the data line DL is at a low level, the first control signal S1 controls the first switch K1 to be turned off, the second control signal S2 controls the second switch K2 to be turned off, the third control signal S3 controls the third switch K3 to be turned off, and the parasitic energy storage and power supply module 11 discharges by using the first energy storage unit 21 or the second energy storage unit 22 to supply power to the power consumption device;
when the voltage signal transmitted by the data line DL is at a low level and the voltage V1 of the first energy storage unit 21 is greater than the second preset voltage, the fourth control signal S4 controls the fourth switch K4 to be turned on, the fifth control signal S5 controls the fifth switch K5 to be turned off, and the parasitic energy storage power supply module 11 discharges by using the first energy storage unit 21 to supply power to the power consumption device;
when the voltage signal transmitted by the data line DL is at a low level and the voltage V1 of the first energy storage unit 21 is not greater than the second preset voltage, the fourth control signal S4 controls the fourth switch K4 to be turned off, the fifth control signal S5 controls the fifth switch K5 to be turned on, and the parasitic energy storage power supply module 11 discharges by using the second energy storage unit 22 to supply power to the power consuming device.
The first switch K1, the second switch K2, the third switch K3, the fourth switch K4, and the fifth switch K5 may be mosfets, for example, NMOS transistors or PMOS transistors. In the embodiment, the first switch K1, the second switch K2, the third switch K3, the fourth switch K4 and the fifth switch K5 are PMOS transistors. Of course, the first switch K1, the second switch K2, the third switch K3, the fourth switch K4, and the fifth switch K5 may also be other switch circuits, which is not limited in this embodiment of the present invention.
The energy storage capacities of the first energy storage unit 21 and the second energy storage unit 22 may be equal or unequal. Further, the first energy storage unit 21 and the second energy storage unit 22 may be a single energy storage capacitor with a large capacitance value, or may include more than two energy storage capacitors connected in parallel. The capacitance values of the first energy storage unit 21 and the second energy storage unit 22 may be equal or different; the number of the energy storage capacitors in the first energy storage unit 21 and the second energy storage unit 22 may be equal or different. Of course, the first energy storage unit 21 and the second energy storage unit 22 may also be implemented by using other energy storage elements such as an inductor, which is not limited in the embodiment of the present invention.
In an optional implementation manner, the parasitic energy storage and power supply module 11 further includes a voltage stabilizing unit 23, where the voltage stabilizing unit 23 is configured to stabilize the voltage at the output terminal OUT of the parasitic energy storage and power supply module 11. By providing the voltage stabilizing unit 23, the influence of line switching on the supply voltage can be reduced. In the present embodiment, the voltage stabilization unit 23 includes a voltage stabilization capacitor C0. One end of the voltage-stabilizing capacitor C0 is connected to the output end OUT of the parasitic energy-storage power supply module 11, and the other end of the voltage-stabilizing capacitor C0 is grounded. Of course, the voltage regulation unit 23 may also be implemented by other circuits having a voltage regulation function, which is not limited in the present invention.
The direct power supply control unit 12 is configured to provide the first control signal S1. Taking the first switch K1 as a PMOS transistor for example, the direct power supply control unit 12 includes a first inverter. The input terminal of the first inverter is connected to the data line DL, and the output terminal of the first inverter is used for generating the first control signal S1, i.e. the output terminal of the first inverter is connected to the control terminal of the first switch K1. Of course, the direct power supply control unit 12 may also have other circuit structures, for example, a comparator may be used, and the present invention is not limited thereto.
The charging control module 13 is configured to provide the second control signal S2 and the third control signal S3, and in an alternative implementation, the charging control module 13 includes a first comparator 131 and a charging logic unit 132.
The first comparator 131 is configured to compare the voltage on the data line DL with the voltage V1 of the first energy storage unit 21, and generate a first comparison signal C1, where a potential of the first comparison signal C1 is converted when a difference between the voltage on the data line DL and the voltage V1 of the first energy storage unit 21 is not greater than a preset voltage difference, where the preset voltage difference is a difference between the voltage on the data line DL and the first preset voltage when the voltage signal transmitted by the data line DL is at a high level.
Ideally, after the first energy storing unit 21 is fully charged, the voltage V1 of the first energy storing unit 21 should be equal to the voltage on the data line DL when the voltage signal transmitted by the data line DL is at a high level. However, since the second switch K2 has a certain voltage drop, after the first energy storage unit 21 is fully charged, the voltage V1 of the first energy storage unit 21 is less than the voltage on the data line DL when the voltage signal transmitted by the data line DL is at a high level. The preset voltage difference may be determined according to a voltage drop of the second switch K2, and may be set to 0.1V, for example, which is not limited in the embodiment of the present invention.
The charge logic unit 132 is configured to logically process the first comparison signal C1 and the voltage signal transmitted by the data line DL, and generate the second control signal S2 and the third control signal S3. When the voltage signal transmitted by the data line DL is at a high level, the second control signal S2 can control the second switch K2 to be turned on, and the third control signal S3 can control the third switch K3 to be turned off; when the potential of the first comparison signal C1 is changed, the second control signal S2 can control the second switch K2 to be turned off, and the third control signal S3 can control the third switch K3 to be turned on; when the voltage signal transmitted by the data line DL is at a low level, the second control signal S2 can control the second switch K2 to be turned off, and the third control signal S3 can control the third switch K3 to be turned off.
An embodiment of the invention provides a specific circuit of the first comparator 131, and fig. 3 is a circuit diagram of the first comparator 131, where the first comparator 131 includes a first PMOS transistor P1, a second PMOS transistor P2, a third PMOS transistor P3, a fourth PMOS transistor P4, a fifth PMOS transistor P5, a first NMOS transistor N1, a second NMOS transistor N2, a third NMOS transistor N3, a first resistor R1, a second inverter a2, a third inverter A3, and a fourth inverter a 4.
The gate of the first PMOS transistor P1 is configured to receive the voltage V1 of the first energy storage unit 21, the source of the first PMOS transistor P1 is connected to the substrate of the first PMOS transistor P1, the source of the second PMOS transistor P2, the drain of the second PMOS transistor P2, and the drain of the third PMOS transistor P3, and the drain of the first PMOS transistor P1 is connected to the drain of the first NMOS transistor N1, the gate of the first NMOS transistor N1, and the gate of the second NMOS transistor N2.
The gate of the second PMOS transistor P2 is connected to the data line DL, and the drain of the second PMOS transistor P2 is connected to the drain of the second NMOS transistor N2 and the gate of the third NMOS transistor N3.
A gate of the third PMOS transistor P3 is connected to the gate of the fourth PMOS transistor P4, the drain of the fourth PMOS transistor P4, the gate of the fifth PMOS transistor P5 and one end of the first resistor R1, and a source of the third PMOS transistor P3 is connected to the substrate of the third PMOS transistor P3, the source of the fourth PMOS transistor P4, the substrate of the fourth PMOS transistor P4, the source of the fifth PMOS transistor P5 and the substrate of the fifth PMOS transistor P5 and is adapted to receive the power supply voltage VDD.
The drain of the fifth PMOS transistor P5 is connected to the input of the second inverter A2 and the drain of the third NMOS transistor N3.
The source of the third NMOS transistor N3 is connected to the substrate of the third NMOS transistor N3, the source of the first NMOS transistor N1, the substrate of the first NMOS transistor N1, the source of the second NMOS transistor N2, the substrate of the second NMOS transistor N2, and the other end of the first resistor R1, and is grounded.
The output end of the second inverter a2 is connected to the input end of the third inverter A3, the output end of the third inverter A3 is connected to the input end of the fourth inverter a4, and the output end of the fourth inverter a4 is used for generating the first comparison signal C1.
By setting parameters of each component in the first comparator 131, the potential of the first comparison signal C1 may be converted when the difference between the voltage on the data line DL and the voltage V1 of the first energy storage unit 21 is not greater than the preset voltage difference. It should be noted that the structure of the first comparator 131 is not limited to the above circuit, the above circuit is only a specific example of the first comparator 131, and the embodiment of the present invention does not limit this.
The embodiment of the present invention provides a specific circuit of the charging logic unit 132, where the charging logic unit 132 includes a first nand gate unit and a second nand gate unit.
Fig. 4 is a circuit diagram of the first nand gate unit including a sixth PMOS transistor P6, a seventh PMOS transistor P7, a fourth NMOS transistor N4, a fifth NMOS transistor N5, a fifth inverter a5, and a sixth inverter a 6.
A gate of the sixth PMOS transistor P6 and a gate of the fourth NMOS transistor N4 are connected to the data line DL, a source of the sixth PMOS transistor P6 is connected to the substrate of the sixth PMOS transistor P6, the source of the seventh PMOS transistor P7 and the substrate of the seventh PMOS transistor P7 and is configured to receive a power supply voltage VDD, and a drain of the sixth PMOS transistor P6 is connected to the drain of the seventh PMOS transistor P7, the drain of the fourth NMOS transistor N4 and an input terminal of the fifth inverter a 5.
The gate of the seventh PMOS transistor P7 is connected to the gate of the fifth NMOS transistor N5 and is used to receive the first comparison signal C1.
The source of the fourth NMOS transistor N4 is connected to the drain of the fifth NMOS transistor N5, and the substrate of the fourth NMOS transistor N4 is connected to the substrate of the fifth NMOS transistor N5 and the source of the fifth NMOS transistor N5 and to ground.
The output terminal of the fifth inverter a5 is connected to the input terminal of the sixth inverter a6, and the output terminal of the sixth inverter a6 is used for generating the second control signal S2.
It should be noted that the structure of the first nand gate unit is not limited to the above circuit, and the above circuit is only a specific example of the first nand gate unit, and the embodiment of the present invention does not limit this.
Fig. 5 is a circuit diagram of the second nand gate unit, which includes an eighth PMOS transistor P8, a ninth PMOS transistor P9, a sixth NMOS transistor N6, a seventh NMOS transistor N7, a seventh inverter a7, an eighth inverter A8, and a ninth inverter a 9.
A gate of the eighth PMOS transistor P8 and a gate of the sixth NMOS transistor N6 are connected to the data line DL, a source of the eighth PMOS transistor P8 is connected to the substrate of the eighth PMOS transistor P8, the source of the ninth PMOS transistor P9 and the substrate of the ninth PMOS transistor P9 and is configured to receive a power supply voltage VDD, and a drain of the eighth PMOS transistor P8 is connected to the drain of the ninth PMOS transistor P9, the drain of the sixth NMOS transistor N6 and an input terminal of the eighth inverter A8.
A gate of the ninth PMOS transistor P9 is connected to a gate of the seventh NMOS transistor N7 and an output of the seventh inverter a7, and an input of the seventh inverter a7 is configured to receive the first comparison signal C1.
The source of the sixth NMOS transistor N6 is connected to the drain of the seventh NMOS transistor N7, and the substrate of the sixth NMOS transistor N6 is connected to the substrate of the seventh NMOS transistor N7 and the source of the seventh NMOS transistor N7 and to ground.
An output terminal of the eighth inverter A8 is connected to an input terminal of the ninth inverter a9, and an output terminal of the ninth inverter a9 is used for generating the third control signal S3.
It should be noted that the structure of the second nand gate unit is not limited to the above circuit, and the above circuit is only a specific example of the second nand gate unit, and the embodiment of the present invention does not limit this.
The discharge control module 14 is configured to provide the fourth control signal S4 and the fifth control signal S5, and in an alternative implementation, the discharge control module 14 includes a second comparator 141 and a discharge logic unit 142.
The second comparator 141 is configured to compare the second preset voltage V3 with the voltage V1 of the first energy storage unit 21 to generate a second comparison signal C2, and the potential of the second comparison signal C2 is switched when the voltage V1 of the first energy storage unit 21 is not greater than the second preset voltage V3.
The discharge logic unit 142 is configured to logically process the second comparison signal C2 and the voltage signal transmitted by the data line DL, and generate the fourth control signal S4 and the fifth control signal S5.
When the voltage signal transmitted by the data line DL is at a low level, the fourth control signal S4 can control the fourth switch K4 to be turned on, and the fifth control signal S5 can control the fifth switch K5 to be turned off; when the potential of the second comparison signal C2 is changed, the fourth control signal S4 can control the fourth switch K4 to be turned off, and the fifth control signal S5 can control the fifth switch K5 to be turned on; when the voltage signal transmitted by the data line DL is at a high level, the fourth control signal S4 can control the fourth switch K4 to be turned off, and the fifth control signal S5 can control the fifth switch K5 to be turned off.
As an alternative implementation, the second preset voltage V3 may be provided by the voltage dividing unit 143. The voltage dividing unit 143 is configured to divide the voltage V2 of the second energy storage unit 22 to generate the second preset voltage V3. It should be noted that the second preset voltage V3 may also be provided by another circuit capable of generating a reference voltage, which is not limited in the embodiment of the present invention.
The embodiment of the present invention provides a specific circuit of the voltage dividing unit 143, and fig. 6 is a circuit diagram of the voltage dividing unit 143, where the voltage dividing unit 143 includes more than two MOS transistors connected in series. When the voltage V2 of the second energy storage unit 22 is divided, the two or more series-connected MOS transistors operate in the cut-off region. In this embodiment, the two or more MOS transistors connected in series are NMOS transistors. By dividing the voltage by the two or more MOS transistors connected in series, it is ensured that the charge stored in the power supply line is not consumed by the voltage dividing unit 143, and the charge loss can be effectively reduced.
The structure of the voltage dividing unit 143 is not limited to the above circuit, and for example, as shown in fig. 7, the voltage dividing unit 143 may further include three or more MOS transistors connected in series and parallel. The two circuits are only a specific example of the voltage dividing unit 143, and the embodiment of the invention does not limit this.
The embodiment of the present invention provides a specific circuit of the second comparator 141, and fig. 8 is a circuit diagram of the second comparator 141, where the second comparator 141 includes a tenth PMOS transistor P10, an eleventh PMOS transistor P11, a twelfth PMOS transistor P12, a thirteenth PMOS transistor P13, a fourteenth PMOS transistor P14, an eighth NMOS transistor N8, a ninth NMOS transistor N9, a tenth NMOS transistor N10, a second resistor R2, a tenth inverter a10, and an eleventh inverter a 11.
The gate of the tenth PMOS transistor P10 is configured to receive the voltage V1 of the first energy storage unit 21, the source of the tenth PMOS transistor P10 is connected to the substrate of the tenth PMOS transistor P10, the source of the eleventh PMOS transistor P11, the drain of the eleventh PMOS transistor P11 and the drain of the twelfth PMOS transistor P12, and the drain of the tenth PMOS transistor P10 is connected to the drain of the eighth NMOS transistor N8, the gate of the eighth NMOS transistor N8 and the gate of the ninth NMOS transistor N9.
The gate of the eleventh PMOS transistor P11 is configured to receive the second preset voltage V3, and the drain of the eleventh PMOS transistor P11 is connected to the drain of the ninth NMOS transistor N9 and the gate of the tenth NMOS transistor N10.
A gate of the twelfth PMOS transistor P12 is connected to the gate of the thirteenth PMOS transistor P13, the drain of the thirteenth PMOS transistor P13, the gate of the fourteenth PMOS transistor P14 and one end of the second resistor R2, and a source of the twelfth PMOS transistor P12 is connected to the substrate of the twelfth PMOS transistor P12, the source of the thirteenth PMOS transistor P13, the substrate of the thirteenth PMOS transistor P13, the source of the fourteenth PMOS transistor P14 and the substrate of the fourteenth PMOS transistor P14 and is adapted to receive the power supply voltage VDD.
A drain of the fourteenth PMOS transistor P14 is connected to the input terminal of the tenth inverter a10 and the drain of the tenth NMOS transistor N10.
A source of the tenth NMOS transistor N10 is connected to the substrate of the tenth NMOS transistor N10, the source of the eighth NMOS transistor N8, the substrate of the eighth NMOS transistor N8, the source of the ninth NMOS transistor N9, the substrate of the ninth NMOS transistor N9, and the other end of the second resistor R2, and is grounded.
An output terminal of the tenth inverter a10 is connected to an input terminal of the eleventh inverter a11, and an output terminal of the eleventh inverter a11 is used for generating the second comparison signal C2.
By setting the parameters of the components in the second comparator 141, the potential of the second comparison signal C2 can be switched when the voltage V1 of the first energy storage unit 21 is not greater than the second preset voltage V3. It should be noted that the structure of the second comparator 141 is not limited to the above circuit, the above circuit is only one specific example of the second comparator 141, and the embodiment of the present invention does not limit this.
The embodiment of the present invention provides a specific circuit of the discharge logic unit 142, where the discharge logic unit 142 includes a third nand gate unit and a fourth nand gate unit.
Fig. 9 is a circuit diagram of the third nand gate unit, which includes a fifteenth PMOS transistor P15, a sixteenth PMOS transistor P16, an eleventh NMOS transistor N11, and a twelfth NMOS transistor N12.
A gate of the fifteenth PMOS transistor P15 and a gate of the eleventh NMOS transistor N11 are connected to the data line DL, a source of the fifteenth PMOS transistor P15 is connected to the substrate of the fifteenth PMOS transistor P15, the source of the sixteenth PMOS transistor P16 and the substrate of the sixteenth PMOS transistor P16 and is configured to receive a power supply voltage, and a drain of the fifteenth PMOS transistor P15 is connected to the drain of the sixteenth PMOS transistor P16 and the drain of the eleventh NMOS transistor N11 and is configured to generate the fourth control signal S4.
The gate of the sixteenth PMOS transistor P16 is connected to the gate of the twelfth NMOS transistor N12 and is used for receiving the second comparison signal C2.
The source of the eleventh NMOS transistor N11 is connected to the drain of the twelfth NMOS transistor N12, and the substrate of the eleventh NMOS transistor N11 is connected to the substrate of the twelfth NMOS transistor N12 and the source of the twelfth NMOS transistor N12 and to ground.
It should be noted that the structure of the third nand gate unit is not limited to the above circuit, and the above circuit is only a specific example of the third nand gate unit, and the embodiment of the present invention does not limit this.
Fig. 10 is a circuit diagram of the fourth nand gate unit, which includes a seventeenth PMOS transistor P17, an eighteenth PMOS transistor P18, a thirteenth NMOS transistor N13, and a fourteenth NMOS transistor N14.
A gate of the seventeenth PMOS transistor P17 and a gate of the thirteenth NMOS transistor N13 are connected to the data line DL, a source of the seventeenth PMOS transistor P17 is connected to the substrate of the seventeenth PMOS transistor P17, the source of the eighteenth PMOS transistor P18 and the substrate of the eighteenth PMOS transistor P18 and is configured to receive a power supply voltage, and a drain of the seventeenth PMOS transistor P17 is connected to the drain of the eighteenth PMOS transistor P18 and the drain of the thirteenth NMOS transistor N13 and is configured to generate the fifth control signal S5.
The gate of the eighteenth PMOS transistor P18 is connected to the gate of the fourteenth NMOS transistor N14 and is configured to receive the fourth control signal S4.
The source of the thirteenth NMOS transistor N13 is connected to the drain of the fourteenth NMOS transistor N14, and the substrate of the thirteenth NMOS transistor N13 is connected to the substrate of the fourteenth NMOS transistor N14 and the source of the fourteenth NMOS transistor N14 and to ground.
It should be noted that the structure of the fourth nand gate unit is not limited to the above circuit, and the above circuit is only a specific example of the fourth nand gate unit, and the embodiment of the present invention does not limit this.
Fig. 11 is a circuit diagram of a conventional parasitic power supply, in which the number of energy storage capacitors is the sum of the number of energy storage capacitors in the multi-channel power supply parasitic power supply provided in the embodiment of the present invention. The traditional parasitic power supply controls power supply through a switching tube, and prevents the energy storage capacitor from reversely discharging when the voltage signal transmitted by the data line DL is low level.
Fig. 12 and 13 are comparative waveform diagrams of simulation results of the multi-channel power supply parasitic power supply and the conventional parasitic power supply provided by the embodiment of the present invention, where a curve 1 is a voltage waveform output by the conventional parasitic power supply, a curve 2 is a waveform of a voltage signal transmitted by the data line DL, a curve 3 is a voltage waveform output by the multi-channel power supply parasitic power supply provided by the embodiment of the present invention, a curve 4 is a waveform of a voltage V1 of the first energy storage unit 21, and a curve 5 is a waveform of a voltage V2 of the second energy storage unit 22. According to the waveform, when the voltage signal transmitted by the data line DL changes from a low level to a high level, the second energy storage unit 22 starts to supply power after the first energy storage unit 21 is fully charged; when the voltage signal transmitted by the data line DL changes from a high level to a low level, the second energy storage unit 22 starts to discharge after the first energy storage unit 21 discharges to the second preset voltage. Comparing the curves 1, 4 and 5, it can be seen that the total time of fully charging the first energy storage unit 21 and the second energy storage unit 22 is about 4 microseconds shorter than the time of fully charging the energy storage capacitor in the conventional parasitic power supply.
Fig. 14 is a schematic structural diagram of the communication system, where the communication system includes a master communication device 141, a slave communication device 142, a data line DL, and a multi-channel parasitic power supply. The data line DL connects the master communication device 141 and the slave communication device 142, the multi-channel parasitic power supply is the multi-channel parasitic power supply provided in the foregoing embodiment, and the slave communication device 142 is the power consuming device.
The above-mentioned embodiments are intended to illustrate the objects, technical solutions and advantages of the present invention in further detail, and it should be understood that the above-mentioned embodiments are merely exemplary embodiments of the present invention, and are not intended to limit the scope of the present invention, and any modifications, equivalent substitutions, improvements and the like made within the spirit and principle of the present invention should be included in the scope of the present invention.

Claims (10)

1. A multi-channel power supply parasitic power supply is characterized by comprising a direct power supply control module, a charging control module, a discharging control module and a parasitic energy storage power supply module, wherein the parasitic energy storage power supply module comprises a first energy storage unit and a second energy storage unit;
the direct power supply control module is connected with the parasitic energy storage power supply module and is used for controlling the parasitic energy storage power supply module to supply power to power consumption equipment connected with the data line by adopting the voltage signal transmitted by the data line when the voltage signal transmitted by the data line is at a high level;
the charging control module is connected with the parasitic energy storage power supply module and is used for controlling the parasitic energy storage power supply module to charge the first energy storage unit by adopting the voltage signal transmitted by the data line when the voltage signal transmitted by the data line is at a high level and the voltage of the first energy storage unit is less than a first preset voltage, and controlling the parasitic energy storage power supply module to charge the second energy storage unit by adopting the voltage signal transmitted by the data line when the voltage signal transmitted by the data line is at a high level and the voltage of the first energy storage unit is not less than the first preset voltage;
the discharge control module is connected with the parasitic energy storage power supply module and used for controlling the parasitic energy storage power supply module to adopt the first energy storage unit to discharge so as to supply power to the power consumption equipment when a voltage signal transmitted by the data line is at a low level and the voltage of the first energy storage unit is greater than a second preset voltage, and controlling the parasitic energy storage power supply module to adopt the second energy storage unit to discharge so as to supply power to the power consumption equipment when the voltage signal transmitted by the data line is at the low level and the voltage of the first energy storage unit is not greater than the second preset voltage.
2. The parasitic multi-channel power supply of claim 1 wherein the parasitic energy storage power supply module further comprises a first switch, a second switch, a third switch, a fourth switch, and a fifth switch;
one end of the first switch, one end of the second switch and one end of the third switch are connected with the data line, the other end of the first switch is connected with one end of the fourth switch and one end of the fifth switch and serves as the output end of the parasitic energy storage and power supply module, the other end of the second switch is connected with the other end of the fourth switch and one end of the first energy storage unit, the other end of the third switch is connected with the other end of the fifth switch and one end of the second energy storage unit, and the other end of the first energy storage unit and the other end of the second energy storage unit are grounded;
the control end of the first switch is used for receiving a first control signal, the control end of the second switch is used for receiving a second control signal, the control end of the third switch is used for receiving a third control signal, the control end of the fourth switch is used for receiving a fourth control signal, and the control end of the fifth switch is used for receiving a fifth control signal.
3. The parasitic multi-channel power supply according to claim 2, wherein the parasitic energy storage power supply module further comprises a voltage stabilizing unit;
the voltage stabilizing unit is used for stabilizing the voltage of the output end of the parasitic energy storage power supply module.
4. The parasitic power supply of claim 2, wherein the energy storage capacities of the first energy storage unit and the second energy storage unit are equal; alternatively, the first and second electrodes may be,
the energy storage capacities of the first energy storage unit and the second energy storage unit are unequal.
5. The multi-channel power supply parasitic power supply according to any one of claims 2 to 4, wherein the direct power supply control module is configured to provide the first control signal, and the first control signal controls the first switch to be turned on when the voltage signal transmitted by the data line is at a high level, and otherwise controls the first switch to be turned off;
the charging control module is configured to provide the second control signal and the third control signal;
the second control signal controls the second switch to be switched on when the voltage signal transmitted by the data line is at a high level and the voltage of the first energy storage unit is less than the first preset voltage, otherwise, the second switch is controlled to be switched off;
the third control signal controls the third switch to be turned on when the voltage signal transmitted by the data line is at a high level and the voltage of the first energy storage unit is not less than the first preset voltage, otherwise, the third switch is controlled to be turned off;
the discharge control module is used for providing the fourth control signal and the fifth control signal;
the fourth control signal controls the fourth switch to be switched on when the voltage signal transmitted by the data line is at a low level and the voltage of the first energy storage unit is greater than the second preset voltage, otherwise, the fourth switch is controlled to be switched off;
the fifth control signal controls the fifth switch to be switched on when the voltage signal transmitted by the data line is at a low level and the voltage of the first energy storage unit is not greater than the second preset voltage, otherwise, the fifth switch is controlled to be switched off.
6. The parasitic power supply of claim 5, wherein said charging control module comprises a first comparator and a charging logic unit;
the first comparator is used for comparing the voltage on the data line with the voltage of the first energy storage unit to generate a first comparison signal, the potential of the first comparison signal is converted when the difference between the voltage on the data line and the voltage of the first energy storage unit is not greater than a preset voltage difference, and the preset voltage difference is the difference between the voltage on the data line and the first preset voltage when the voltage signal transmitted by the data line is at a high level;
the charging logic unit is configured to perform logic processing on the first comparison signal and the voltage signal transmitted by the data line, and generate the second control signal and the third control signal.
7. The parasitic power supply of claim 5, wherein the discharge control module comprises a second comparator and a discharge logic unit;
the second comparator is used for comparing the second preset voltage with the voltage of the first energy storage unit to generate a second comparison signal, and the potential of the second comparison signal is converted when the voltage of the first energy storage unit is not more than the second preset voltage;
the discharge logic unit is used for performing logic processing on the second comparison signal and the voltage signal transmitted by the data line to generate the fourth control signal and the fifth control signal.
8. The parasitic power supply of claim 7, wherein said discharge control module further comprises a voltage divider unit;
the voltage dividing unit is used for dividing the voltage of the second energy storage unit to generate the second preset voltage.
9. The parasitic power supply of claim 8, wherein the voltage divider unit comprises two or more MOS transistors connected in series; alternatively, the first and second electrodes may be,
the voltage division unit comprises more than three MOS transistors connected in series and in parallel.
10. A communication system comprising a master communication device, a slave communication device, and a data line connecting the master communication device and the slave communication device, further comprising the multi-channel power supply parasitic power supply of any one of claims 1 to 9, the slave communication device being the power consuming device.
CN202010463256.1A 2020-05-27 2020-05-27 Multi-channel power supply parasitic power supply and communication system Active CN111654076B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010463256.1A CN111654076B (en) 2020-05-27 2020-05-27 Multi-channel power supply parasitic power supply and communication system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010463256.1A CN111654076B (en) 2020-05-27 2020-05-27 Multi-channel power supply parasitic power supply and communication system

Publications (2)

Publication Number Publication Date
CN111654076A CN111654076A (en) 2020-09-11
CN111654076B true CN111654076B (en) 2021-07-13

Family

ID=72351009

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010463256.1A Active CN111654076B (en) 2020-05-27 2020-05-27 Multi-channel power supply parasitic power supply and communication system

Country Status (1)

Country Link
CN (1) CN111654076B (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102906664A (en) * 2010-05-27 2013-01-30 萨基姆宽带联合股份公司 Device for supplying auxiliary power to item of equipment on current-limited power supply bus
CN103904743A (en) * 2014-03-28 2014-07-02 常州信息职业技术学院 High-performance parasitic power supply method and structure
CN104503524A (en) * 2014-11-18 2015-04-08 北京七芯中创科技有限公司 Circuit structure capable of selecting between external power supply and parasite power supply
CN106160183A (en) * 2016-08-25 2016-11-23 意诺科技有限公司 A kind of bus power source and electric power system
WO2019120394A1 (en) * 2017-12-22 2019-06-27 Apator Miitors Aps Current controlled communication bus slave device power supply
CN110457001A (en) * 2018-05-08 2019-11-15 苹果公司 Data bus driver

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8278782B2 (en) * 2009-12-17 2012-10-02 Maxim Integrated Products, Inc. Active parasite power circuit

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102906664A (en) * 2010-05-27 2013-01-30 萨基姆宽带联合股份公司 Device for supplying auxiliary power to item of equipment on current-limited power supply bus
CN103904743A (en) * 2014-03-28 2014-07-02 常州信息职业技术学院 High-performance parasitic power supply method and structure
CN104503524A (en) * 2014-11-18 2015-04-08 北京七芯中创科技有限公司 Circuit structure capable of selecting between external power supply and parasite power supply
CN106160183A (en) * 2016-08-25 2016-11-23 意诺科技有限公司 A kind of bus power source and electric power system
WO2019120394A1 (en) * 2017-12-22 2019-06-27 Apator Miitors Aps Current controlled communication bus slave device power supply
CN110457001A (en) * 2018-05-08 2019-11-15 苹果公司 Data bus driver

Also Published As

Publication number Publication date
CN111654076A (en) 2020-09-11

Similar Documents

Publication Publication Date Title
US11139735B2 (en) Drive circuit, drive method and integrated circuit thereof
EA034004B1 (en) Forward and reverse scanning-type goa circuit
WO2006101139A1 (en) Level shift circuit and power supply device
US9465395B2 (en) Voltage generating circuit
CN115378459B (en) Radio frequency switch control link, system and control method thereof
US7663428B2 (en) Boosting charge pump circuit
CN110063002B (en) Charge recycling switched capacitor regulator
US8742833B2 (en) Charge pump circuit and method thereof
US11201617B1 (en) Local interconnect network (LIN) driver circuit
US5397928A (en) Voltage tripler using a charge pump having a single multiplexed charge transfer capacitor
US20090108825A1 (en) Charging circuit for a vehicle charger
US20030062937A1 (en) Output circuit for adjusting output voltage slew rate
CN111654076B (en) Multi-channel power supply parasitic power supply and communication system
CN210183219U (en) Time-sharing electric control circuit and high-voltage driver
WO2018126337A1 (en) Multi-path delay control apparatus and control power supply
TW202303327A (en) Output circuit and related control method with pumping compensation
CN104935310A (en) Novel hysteresis comparator applied to multivibrator
US11121563B2 (en) Power control circuit
CN113054831B (en) Three-level switch circuit
US20190280587A1 (en) Power supply circuit with surge-suppression
US20230025078A1 (en) Power converter with asymmetric switch levels
US11799470B2 (en) Multi-purpose output circuitry
CN216649649U (en) Burr filter
EP3107184A1 (en) Apparatus for performing hybrid power control in an electronic device with aid of multiple switches corresponding multi-purpose usage
KR20110076218A (en) Power supply

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant